aboutsummaryrefslogtreecommitdiffstats
path: root/arch/riscv/include/asm/hwcap.h
AgeCommit message (Expand)AuthorFilesLines
2024-03-22Merge tag 'riscv-for-linus-6.9-mw2' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds1-0/+1
2024-03-12perf: RISC-V: Introduce Andes PMU to support perf event samplingYu Chien Peter Lin1-0/+1
2024-02-29riscv: Add a custom ISA extension for the [ms]envcfg CSRSamuel Holland1-0/+2
2024-01-09Merge patch series "riscv: hwprobe: add Zicond, Zacas and Ztso support"Palmer Dabbelt1-0/+2
2024-01-09riscv: add ISA extension parsing for ZacasClément Léger1-0/+1
2024-01-09riscv: add ISA extension parsing for ZtsoClément Léger1-0/+1
2024-01-03RISC-V: Remove the removed single-letter extensionsPalmer Dabbelt1-6/+0
2023-12-12riscv: add ISA extension parsing for ZfaClément Léger1-0/+1
2023-12-12riscv: add ISA extension parsing for Zvfh[min]Clément Léger1-0/+2
2023-12-12riscv: add ISA extension parsing for ZihintntlClément Léger1-0/+1
2023-12-12riscv: add ISA extension parsing for Zfh/Zfh[min]Clément Léger1-0/+2
2023-12-12riscv: add ISA extension parsing for vector cryptoClément Léger1-1/+11
2023-12-12riscv: add ISA extension parsing for scalar cryptoEvan Green1-0/+11
2023-12-12riscv: add ISA extension parsing for ZbcClément Léger1-0/+1
2023-11-10Merge tag 'riscv-for-linus-6.7-mw2' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds1-91/+0
2023-11-09riscv: Rearrange hwcap.h and cpufeature.hXiao Wang1-91/+0
2023-11-08Merge tag 'riscv-for-linus-6.7-rc1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds1-0/+16
2023-10-12RISC-V: Detect Zicond from ISA stringAnup Patel1-0/+1
2023-10-12RISC-V: Detect Smstateen extensionMayuresh Chitale1-0/+1
2023-09-21RISC-V: Enable cbo.zero in usermodeAndrew Jones1-0/+16
2023-07-25RISC-V: provide Kconfig & commandline options to control parsing "riscv,isa"Conor Dooley1-0/+1
2023-07-25RISC-V: enable extension detection from dedicated propertiesConor Dooley1-0/+1
2023-07-25RISC-V: add missing single letter extension definitionsConor Dooley1-0/+5
2023-07-25RISC-V: repurpose riscv_isa_ext array in riscv_fill_hwcap()Conor Dooley1-5/+2
2023-07-25RISC-V: shunt isa_ext_arr to cpufeature.cConor Dooley1-0/+3
2023-06-23Merge patch series "ISA string parser cleanups"Palmer Dabbelt1-0/+4
2023-06-21RISC-V: always report presence of extensions formerly part of the base ISAConor Dooley1-0/+4
2023-06-19Merge patch series "RISC-V: Export Zba, Zbb to usermode via hwprobe"Palmer Dabbelt1-0/+2
2023-06-19RISC-V: Add Zba, Zbs extension probingEvan Green1-0/+2
2023-06-08riscv: hwcap: change ELF_HWCAP to a functionAndy Chiu1-0/+2
2023-06-08riscv: Extending cpufeature.c to detect V-extensionGuo Ren1-0/+1
2023-05-05Merge tag 'kvm-riscv-6.4-1' of https://github.com/kvm-riscv/linux into HEADPaolo Bonzini1-0/+8
2023-04-21RISC-V: KVM: Initial skeletal support for AIAAnup Patel1-0/+6
2023-04-21RISC-V: Detect AIA CSRs from ISA stringAnup Patel1-0/+2
2023-03-29Merge patch series "RISC-V: Fixes for riscv_has_extension[un]likely()'s alter...Palmer Dabbelt1-20/+30
2023-03-29RISC-V: add non-alternative fallback for riscv_has_extension_[un]likely()Conor Dooley1-20/+30
2023-03-15Merge patch series "RISC-V: Apply Zicboz to clear_page"Palmer Dabbelt1-0/+1
2023-03-14RISC-V: Add Zicboz detection and block size parsingAndrew Jones1-0/+1
2023-03-09Merge patch series "riscv, mm: detect svnapot cpu support at runtime"Palmer Dabbelt1-0/+1
2023-03-07riscv: mm: modify pte format for SvnapotQinglin Pan1-4/+5
2023-02-25Merge tag 'riscv-for-linus-6.3-mw1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds1-58/+54
2023-02-21riscv: hwcap: Don't alphabetize ISA extension IDsAndrew Jones1-22/+20
2023-02-21RISC-V: Only provide the single-letter extensions in HWCAPPalmer Dabbelt1-8/+0
2023-02-01Merge patch series "riscv: improve boot time isa extensions handling"Palmer Dabbelt1-49/+53
2023-01-31riscv: remove riscv_isa_ext_keys[] array and related usageJisheng Zhang1-32/+0
2023-01-31riscv: introduce riscv_has_extension_[un]likely()Jisheng Zhang1-0/+37
2023-01-31riscv: hwcap: make ISA extension ids can be used in asmJisheng Zhang1-24/+21
2023-01-31Merge patch "riscv: Fix build with CONFIG_CC_OPTIMIZE_FOR_SIZE=y"Palmer Dabbelt1-3/+0
2023-01-31riscv: Fix build with CONFIG_CC_OPTIMIZE_FOR_SIZE=ySamuel Holland1-3/+0
2023-01-31RISC-V: add zbb support to string functionsHeiko Stuebner1-0/+1
2023-01-19Merge patch series "Putting some basic order on isa extension lists"Palmer Dabbelt1-5/+7
2023-01-17RISC-V: resort all extensions in consistent ordersConor Dooley1-5/+7
2022-12-12riscv: Apply a static assert to riscv_isa_ext_idAndrew Jones1-1/+2
2022-10-02RISC-V: Probe Svinval extension form ISA stringMayuresh Chitale1-0/+4
2022-08-11RISC-V: Add Sstc extension supportPalmer Dabbelt1-0/+1
2022-08-11RISC-V: Enable sstc extension parsing from DTAtish Patra1-0/+1
2022-08-11arch/riscv: add Zihintpause supportDao Lu1-0/+5
2022-07-28riscv: Add support for non-coherent devices using zicbom extensionHeiko Stuebner1-0/+1
2022-06-16riscv: introduce unified static key mechanism for ISA extensionsJisheng Zhang1-0/+25
2022-05-11riscv: add RISC-V Svpbmt extension supportHeiko Stuebner1-0/+1
2022-03-21RISC-V: Add sscofpmf extension supportAtish Patra1-0/+1
2022-03-17RISC-V: Improve /proc/cpuinfo output for ISA extensionsAtish Patra1-0/+7
2022-03-17RISC-V: Implement multi-letter ISA extension probing frameworkAtish Patra1-0/+18
2020-05-04RISC-V: Add bitmap reprensenting ISA features common across CPUsAnup Patel1-0/+22
2019-11-12riscv: clean up the macro format in each header fileZong Li1-3/+4
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234Thomas Gleixner1-12/+1
2017-09-26RISC-V: ELF and module implementationPalmer Dabbelt1-0/+37