aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorDan Murphy <dmurphy@ti.com>2020-08-21 13:44:51 -0500
committerDan Murphy <dmurphy@ti.com>2020-08-21 13:44:51 -0500
commitb318b3f86ba87d6ebd6af07adbc9d7cc617bce95 (patch)
treeb6f6033af62929192a8453aa01daf45437dbefbb
parent3bc78b3a197dd0608954cf8bc13aaece91efbc7c (diff)
parent006806a245273e5489b715a0a7bdd0ef31a43646 (diff)
downloadlinux-dt-b318b3f86ba87d6ebd6af07adbc9d7cc617bce95.tar.gz
Merge remote-tracking branch 'ti_upstream_tools/next' into master
-rw-r--r--arch/arm64/boot/dts/ti/system_test/pcie/pcie_ep/k3-j7200-common-proc-board-pcie-ep.dtso17
-rw-r--r--arch/arm64/boot/dts/ti/system_test/pcie/pcie_ep/k3-j7200-common-proc-board-pcie.dtso25
2 files changed, 42 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/ti/system_test/pcie/pcie_ep/k3-j7200-common-proc-board-pcie-ep.dtso b/arch/arm64/boot/dts/ti/system_test/pcie/pcie_ep/k3-j7200-common-proc-board-pcie-ep.dtso
new file mode 100644
index 0000000..83d08b1
--- /dev/null
+++ b/arch/arm64/boot/dts/ti/system_test/pcie/pcie_ep/k3-j7200-common-proc-board-pcie-ep.dtso
@@ -0,0 +1,17 @@
+// SPDX-License-Identifier: GPL-2.0
+/**
+ * Overlay for enabling PCIe on k3-j7200-evm board
+ *
+ * Copyright (C) 2020 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+/dts-v1/;
+/plugin/;
+
+&pcie1_rc {
+ status = "disabled";
+};
+
+&pcie1_ep {
+ status = "okay";
+};
diff --git a/arch/arm64/boot/dts/ti/system_test/pcie/pcie_ep/k3-j7200-common-proc-board-pcie.dtso b/arch/arm64/boot/dts/ti/system_test/pcie/pcie_ep/k3-j7200-common-proc-board-pcie.dtso
new file mode 100644
index 0000000..dcf133a
--- /dev/null
+++ b/arch/arm64/boot/dts/ti/system_test/pcie/pcie_ep/k3-j7200-common-proc-board-pcie.dtso
@@ -0,0 +1,25 @@
+// SPDX-License-Identifier: GPL-2.0
+/**
+ * Overlay for enabling PCIe on k3-j7200-evm board
+ *
+ * Copyright (C) 2020 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/mux/mux-j7200-wiz.h>
+
+&serdes_ln_ctrl {
+ idle-states = <SERDES0_LANE0_PCIE1_LANE0>, <SERDES0_LANE1_PCIE1_LANE1>,
+ <SERDES0_LANE2_PCIE1_LANE2>, <SERDES0_LANE3_PCIE1_LANE3>;
+ status = "okay";
+};
+
+&serdes_wiz0 {
+ status = "okay";
+};
+
+&pcie1_rc {
+ status = "okay";
+};