blob: f642342ceef1b3253e73c8da507c2855d7fb25e3 (
plain)
1
2
3
4
5
6
7
8
9
10
|
7c586a555a48 ("riscv: add floating point insn support to misaligned access emulation")
7c83232161f6 ("riscv: add support for misaligned trap handling in S-mode")
f19c3b4239f5 ("riscv: remove unused functions in traps_misaligned.c")
a7555f6b62e7 ("riscv: stack: Add config of thread stack size")
163e76cc6ef4 ("riscv: stack: Support HAVE_IRQ_EXIT_ON_IRQ_STACK")
cd054837243b ("riscv: Allocate user's vector context in the first-use trap")
03c3fcd9941a ("riscv: Introduce struct/helpers to save/restore per-task Vector state")
7017858eb2d7 ("riscv: Introduce riscv_v_vsize to record size of Vector context")
0a3381a01dcc ("riscv: Introduce Vector enable/disable helpers")
dc6667a4e7e3 ("riscv: Extending cpufeature.c to detect V-extension")
|
