aboutsummaryrefslogtreecommitdiffstats
path: root/start.c
AgeCommit message (Expand)AuthorFilesLines
2023-10-22Only advertise a single CDC for single board configurationsMarc Zyngier1-7/+48
2023-10-03Move UART IRQ enable after USB initMarc Zyngier1-1/+2
2023-09-17Enable -Wall and fix warningsMarc Zyngier1-2/+2
2023-09-06Don't wait for a USB connection if detecting a RS232 adapterv3-devMarc Zyngier1-18/+27
2023-08-27Add support for Waveshare 2CH RS232 daughter boardMarc Zyngier1-0/+56
2023-08-27Initialise all pins to .skip=true by defaultMarc Zyngier1-0/+6
2023-08-27Add primitive support for serial1 as the upstream portMarc Zyngier1-2/+74
2023-08-27Indirect access to upstream portMarc Zyngier1-17/+27
2023-08-27133MHz should be enough for everybody...Marc Zyngier1-1/+1
2023-07-11Configure default GPIO_OUT level earlyMarc Zyngier1-0/+2
2023-06-24Add support for USB2.0 routingMarc Zyngier1-0/+10
2023-05-24Implement SBU swapping for CSv2Marc Zyngier1-0/+10
2023-04-10Kill stdio for realMarc Zyngier1-2/+0
2023-03-11Expose two CDC portsMarc Zyngier1-15/+81
2023-03-05First public dropinitdropMarc Zyngier1-0/+186
generated by cgit 1.2.3-korg (git 2.39.0) at 2024-05-17 00:04:34 +0000