aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorYoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>2018-04-25 17:20:09 +0900
committerSimon Horman <horms+renesas@verge.net.au>2018-08-09 17:18:16 +0200
commit4f3e64ad5c5f00ded52c3c93d199802ba28dc678 (patch)
tree8ab927b51327b2bea874c942954f6f14a5c0fd2b
parent28e995e9bd47a4728d7e507666207fcd5418a576 (diff)
downloadrenesas-backport-4f3e64ad5c5f00ded52c3c93d199802ba28dc678.tar.gz
arm64: dts: renesas: r8a77990: Revise the cache controller node
The cache controller node should not have unit-addresses and reg properties. So, this patch removes them. Signed-off-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au> (cherry picked from commit de1eb23c6d0f08f6a2eff99afe29b08f023e392d) Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
-rw-r--r--arch/arm64/boot/dts/renesas/r8a77990.dtsi3
1 files changed, 1 insertions, 2 deletions
diff --git a/arch/arm64/boot/dts/renesas/r8a77990.dtsi b/arch/arm64/boot/dts/renesas/r8a77990.dtsi
index 19c1f7cea91368..46580290b7fb9b 100644
--- a/arch/arm64/boot/dts/renesas/r8a77990.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a77990.dtsi
@@ -27,9 +27,8 @@
enable-method = "psci";
};
- L2_CA53: cache-controller@0 {
+ L2_CA53: cache-controller-0 {
compatible = "cache";
- reg = <0>;
power-domains = <&sysc 21>;
cache-unified;
cache-level = <2>;