index
:
qemu/amit/virtio-serial.git
char-fixes
char-remove-watch-on-unplug
for-2.1
for-2.2
for-2.3
loadvm-irq-inj-fix
master
next
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
virtio-serial -next tree: testing ground before sending off to qemu.git
Amit Shah
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target-xtensa
Age
Commit message (
Expand
)
Author
Files
Lines
2014-11-03
Merge remote-tracking branch 'remotes/xtensa/tags/20141103-xtensa' into staging
Peter Maydell
3
-12
/
+74
2014-11-03
target-xtensa: fix build for cores w/o windowed registers
Max Filippov
1
-12
/
+19
2014-11-03
target-xtensa: add core importing script
Max Filippov
1
-0
/
+53
2014-11-03
target-xtensa: add definition for XTHAL_INTTYPE_PROFILING
Max Filippov
2
-0
/
+2
2014-11-02
target-xtensa: mark XtensaConfig structs as unused
Peter Maydell
3
-3
/
+3
2014-10-06
gdbstub: Allow target CPUs to specify watchpoint STOP_BEFORE_ACCESS flag
Peter Maydell
1
-0
/
+1
2014-09-25
target-xtensa: Use cpu_exec_interrupt qom hook
Richard Henderson
3
-0
/
+12
2014-09-12
cpu-exec: Make debug_excp_handler a QOM CPU method
Peter Maydell
3
-4
/
+5
2014-08-12
trace: [tcg] Include TCG-tracing header on all targets
Lluís Vilanova
1
-0
/
+3
2014-06-05
softmmu: introduce cpu_ldst.h
Paolo Bonzini
2
-1
/
+2
2014-06-05
softmmu: commonize helper definitions
Paolo Bonzini
1
-14
/
+1
2014-06-05
softmmu: move ALIGNED_ONLY to cpu.h
Paolo Bonzini
2
-1
/
+1
2014-06-05
softmmu: make do_unaligned_access a method of CPU
Paolo Bonzini
3
-6
/
+7
2014-05-28
tcg: Invert the inclusion of helper.h
Richard Henderson
4
-9
/
+4
2014-05-26
target-xtensa: fix cross-page jumps/calls at the end of TB
Max Filippov
1
-2
/
+2
2014-03-13
cputlb: Change tlb_set_page() argument to CPUState
Andreas Färber
1
-4
/
+4
2014-03-13
cputlb: Change tlb_flush() argument to CPUState
Andreas Färber
1
-1
/
+3
2014-03-13
cputlb: Change tlb_flush_page() argument to CPUState
Andreas Färber
1
-4
/
+6
2014-03-13
cpu-exec: Change cpu_resume_from_signal() argument to CPUState
Andreas Färber
1
-1
/
+1
2014-03-13
exec: Change cpu_watchpoint_{insert,remove{,_by_ref,_all}} argument
Andreas Färber
1
-3
/
+6
2014-03-13
translate-all: Change cpu_restore_state() argument to CPUState
Andreas Färber
1
-2
/
+4
2014-03-13
cpu-exec: Change cpu_loop_exit() argument to CPUState
Andreas Färber
1
-2
/
+2
2014-03-13
exec: Change tlb_fill() argument to CPUState
Andreas Färber
1
-2
/
+4
2014-03-13
cpu: Move breakpoints field from CPU_COMMON to CPUState
Andreas Färber
1
-2
/
+3
2014-03-13
cpu: Move watchpoint fields from CPU_COMMON to CPUState
Andreas Färber
2
-4
/
+6
2014-03-13
cpu: Move exception_index field from CPU_COMMON to CPUState
Andreas Färber
2
-10
/
+14
2014-03-13
cpu: Turn cpu_has_work() into a CPUClass hook
Andreas Färber
2
-7
/
+8
2014-03-13
target-xtensa: Clean up ENV_GET_CPU() usage
Andreas Färber
2
-2
/
+4
2014-02-24
target-xtensa: provide HW confg ID registers
Max Filippov
4
-3
/
+21
2014-02-24
target-xtensa: refactor standard core configuration
Max Filippov
4
-21
/
+13
2014-02-24
target-xtensa: add basic checks to icache opcodes
Max Filippov
3
-0
/
+33
2014-02-24
target-xtensa: add basic checks to dcache opcodes
Max Filippov
1
-0
/
+38
2014-02-24
target-xtensa: add RRRI4 opcode format fields
Max Filippov
1
-0
/
+9
2014-02-11
exec: Make ldl_*_phys input an AddressSpace
Edgar E. Iglesias
1
-1
/
+2
2014-02-11
exec: Make tb_invalidate_phys_addr input an AS
Edgar E. Iglesias
1
-1
/
+2
2013-11-08
target-xtensa: add missing DEBUG section to dc233c config
Max Filippov
1
-0
/
+1
2013-10-15
target-xtensa: add in_asm logging
Max Filippov
1
-0
/
+8
2013-10-10
tcg: Move helper registration into tcg_context_init
Richard Henderson
1
-2
/
+0
2013-09-02
target: Include softmmu_exec.h where forgotten
Richard Henderson
1
-0
/
+1
2013-09-02
tcg: Change tcg_gen_exit_tb argument to uintptr_t
Richard Henderson
1
-1
/
+1
2013-08-22
aio / timers: Switch entire codebase to the new timer API
Alex Bligh
1
-1
/
+1
2013-08-05
Merge remote-tracking branch 'filippov/tags/20130729-xtensa' into staging
Anthony Liguori
3
-23
/
+53
2013-07-29
target-xtensa: check register window inline
Max Filippov
1
-8
/
+25
2013-07-29
target-xtensa: don't generate dead code to access invalid SRs
Max Filippov
1
-13
/
+18
2013-07-29
target-xtensa: avoid double-stopping at breakpoints
Max Filippov
3
-2
/
+8
2013-07-29
target-xtensa: add fallthrough markers
Max Filippov
1
-0
/
+2
2013-07-29
cpu: Partially revert "cpu: Change qemu_init_vcpu() argument to CPUState"
Andreas Färber
1
-0
/
+2
2013-07-27
cpu: Introduce CPUClass::gdb_{read,write}_register()
Andreas Färber
4
-2
/
+14
2013-07-27
gdbstub: Replace GET_REG*() macros with gdb_get_reg*() functions
Andreas Färber
1
-6
/
+8
2013-07-27
target-xtensa: Move cpu_gdb_{read,write}_register()
Andreas Färber
1
-0
/
+100
2013-07-26
cpu: Introduce CPUState::gdb_num_regs and CPUClass::gdb_num_core_regs
Andreas Färber
2
-0
/
+11
2013-07-26
target-xtensa: Introduce XtensaCPU subclasses
Andreas Färber
3
-12
/
+47
2013-07-23
exec: Change cpu_memory_rw_debug() argument to CPUState
Andreas Färber
1
-5
/
+5
2013-07-23
cpu: Turn cpu_get_phys_page_debug() into a CPUClass hook
Andreas Färber
4
-5
/
+10
2013-07-23
cpu: Move singlestep_enabled field from CPU_COMMON to CPUState
Andreas Färber
1
-3
/
+4
2013-07-23
cpu: Introduce CPUClass::synchronize_from_tb() for cpu_pc_from_tb()
Andreas Färber
1
-5
/
+0
2013-07-23
cpu: Introduce CPUClass::set_pc() for gdb_set_cpu_pc()
Andreas Färber
1
-0
/
+8
2013-07-09
target-xtensa: Change gen_intermediate_code_internal() arg to XtensaCPU
Andreas Färber
1
-4
/
+5
2013-07-09
target-xtensa: gen_intermediate_code_internal() should be inlined
Andreas Färber
1
-2
/
+3
2013-07-09
cpu: Drop unnecessary dynamic casts in *_env_get_cpu()
Andreas Färber
1
-1
/
+1
2013-06-28
cpu: Change qemu_init_vcpu() argument to CPUState
Andreas Färber
1
-3
/
+0
2013-06-28
cpu: Turn cpu_dump_{state,statistics}() into CPUState hooks
Andreas Färber
4
-3
/
+10
2013-03-12
cpu: Replace do_interrupt() by CPUClass::do_interrupt method
Andreas Färber
4
-2
/
+7
2013-03-12
cpu: Move halted and interrupt_request fields to CPUState
Andreas Färber
1
-1
/
+4
2013-03-03
gen-icount.h: Rename gen_icount_start/end to gen_tb_start/end
Peter Maydell
1
-2
/
+2
2013-03-03
cpu: Introduce ENV_OFFSET macros
Andreas Färber
1
-0
/
+1
2013-02-23
target-xtensa: Use add2/sub2 for mac
Richard Henderson
1
-16
/
+13
2013-02-23
target-xtensa: Use mul*2 for mul*hi
Richard Henderson
1
-14
/
+6
2013-02-16
cpu: Add CPUArchState pointer to CPUState
Andreas Färber
1
-0
/
+2
2013-02-16
target-xtensa: Move TCG initialization to XtensaCPU initfn
Andreas Färber
3
-13
/
+9
2013-02-16
target-xtensa: Introduce QOM realizefn for XtensaCPU
Andreas Färber
3
-1
/
+18
2013-02-01
target-xtensa: Mark as unmigratable
Andreas Färber
3
-39
/
+9
2012-12-22
target-xtensa: fix search_pc for the last TB opcode
Max Filippov
1
-1
/
+5
2012-12-19
softmmu: move include files to include/sysemu/
Paolo Bonzini
1
-1
/
+1
2012-12-19
misc: move include files to include/qemu/
Paolo Bonzini
7
-7
/
+7
2012-12-19
qom: move include files to include/qom/
Paolo Bonzini
1
-1
/
+1
2012-12-19
exec: move include files to include/exec/
Paolo Bonzini
8
-19
/
+19
2012-12-19
build: kill libdis, move disassemblers to disas/
Paolo Bonzini
1
-1
/
+1
2012-12-16
exec: refactor cpu_restore_state
Blue Swirl
1
-12
/
+2
2012-12-15
target-xtensa: fix ITLB/DTLB page protection flags
Max Filippov
1
-1
/
+2
2012-12-08
target-xtensa: use movcond where possible
Max Filippov
1
-50
/
+42
2012-12-08
target-xtensa: implement MISC SR
Max Filippov
3
-0
/
+6
2012-12-08
target-xtensa: better control rsr/wsr/xsr access to SRs
Max Filippov
1
-19
/
+30
2012-12-08
target-xtensa: restrict available SRs by enabled options
Max Filippov
3
-105
/
+130
2012-12-08
target-xtensa: implement CACHEATTR SR
Max Filippov
5
-1
/
+25
2012-12-08
target-xtensa: implement ATOMCTL SR
Max Filippov
7
-14
/
+131
2012-12-08
TCG: Use gen_opc_instr_start from context instead of global variable.
Evgeny Voevodin
1
-2
/
+2
2012-12-08
TCG: Use gen_opc_icount from context instead of global variable.
Evgeny Voevodin
1
-1
/
+1
2012-12-08
TCG: Use gen_opc_pc from context instead of global variable.
Evgeny Voevodin
1
-2
/
+2
2012-11-17
TCG: Use gen_opc_buf from context instead of global variable.
Evgeny Voevodin
1
-2
/
+2
2012-11-17
TCG: Use gen_opc_ptr from context instead of global variable.
Evgeny Voevodin
1
-3
/
+3
2012-11-10
target-xtensa: avoid using cpu_single_env
Blue Swirl
1
-5
/
+5
2012-10-31
cpus: Pass CPUState to [qemu_]cpu_has_work()
Andreas Färber
1
-1
/
+3
2012-10-28
target-xtensa: rename helper flags
Aurelien Jarno
1
-8
/
+8
2012-10-23
Rename target_phys_addr_t to hwaddr
Avi Kivity
2
-4
/
+4
2012-10-06
target-xtensa: de-optimize EXTUI
Aurelien Jarno
1
-20
/
+2
2012-09-27
Emit debug_insn for CPU_LOG_TB_OP_OPT as well.
Richard Henderson
1
-1
/
+1
2012-09-22
target-xtensa: implement coprocessor context option
Max Filippov
2
-0
/
+43
2012-09-22
target-xtensa: implement FP1 group
Max Filippov
3
-1
/
+135
2012-09-22
target-xtensa: implement FP0 conversions
Max Filippov
3
-0
/
+89
2012-09-22
target-xtensa: implement FP0 arithmetic
Max Filippov
3
-1
/
+104
2012-09-22
target-xtensa: implement LSCX and LSCI groups
Max Filippov
1
-4
/
+54
2012-09-22
target-xtensa: add FP registers
Max Filippov
4
-7
/
+63
2012-09-22
target-xtensa: handle boolean option in overlays
Max Filippov
1
-0
/
+1
2012-09-21
target-xtensa: don't emit extra tcg_gen_goto_tb
Max Filippov
1
-1
/
+3
2012-09-21
target-xtensa: fix extui shift amount
Max Filippov
1
-3
/
+21
2012-09-08
target-xtensa: fix missing errno codes for mingw32
Max Filippov
1
-0
/
+6
2012-09-05
target-xtensa: convert host errno values to guest
Max Filippov
1
-8
/
+98
2012-09-01
target-xtensa: return ENOSYS for unimplemented simcalls
Max Filippov
1
-0
/
+2
2012-08-09
Merge branch 'x86cpu_qom_tcg_v2' of git://github.com/imammedo/qemu
Blue Swirl
1
-7
/
+1
2012-08-09
target-xtensa: make default CPU depend on target endianness
Max Filippov
1
-0
/
+6
2012-07-28
target-xtensa: fix big-endian BBS/BBC implementation
Max Filippov
1
-2
/
+14
2012-06-25
target-xtensa: drop usage of prev_debug_excp_handler
Igor Mammedov
1
-7
/
+1
2012-06-10
target-xtensa: switch to AREG0-free mode
Max Filippov
4
-154
/
+151
2012-06-10
target-xtensa: add attributes to helper functions
Max Filippov
1
-8
/
+8
2012-06-10
target-xtensa: remove unnecessary include of dyngen-exec.h
Peter Portante
1
-1
/
+0
2012-06-09
target-xtensa: fix CCOUNT for conditional branches
Max Filippov
1
-0
/
+2
2012-06-09
target-xtensa: control page table lookup explicitly
Max Filippov
1
-5
/
+5
2012-06-09
target-xtensa: update autorefill TLB entries conditionally
Max Filippov
3
-27
/
+35
2012-06-09
target-xtensa: extract TLB entry setting method
Max Filippov
2
-4
/
+14
2012-06-09
target-xtensa: update EXCVADDR in case of page table lookup
Max Filippov
1
-0
/
+1
2012-06-09
target-xtensa: flush TLB page for new MMU mapping
Max Filippov
1
-0
/
+1
2012-06-07
build: move other target-*/ objects to nested Makefile.objs
Paolo Bonzini
1
-1
/
+2
2012-06-07
build: move libobj-y variable to nested Makefile.objs
Paolo Bonzini
1
-0
/
+3
2012-06-07
build: move obj-TARGET-y variables to nested Makefile.objs
Paolo Bonzini
2
-0
/
+228
2012-06-04
Kill off cpu_state_reset()
Andreas Färber
1
-5
/
+0
2012-06-04
target-xtensa: Let cpu_xtensa_init() return XtensaCPU
Andreas Färber
3
-6
/
+16
2012-04-21
target-xtensa: fix LOOPNEZ/LOOPGTZ translation
Max Filippov
1
-1
/
+1
2012-04-15
target-xtensa: add license to core-fsf.c
Max Filippov
1
-0
/
+27
2012-04-15
target-xtensa: add license to core-dc232b.c
Max Filippov
1
-0
/
+27
2012-04-15
target-xtensa: add dc233c core
Max Filippov
3
-0
/
+674
2012-04-14
target-xtensa: fix tb invalidation for IBREAK and LOOP
Max Filippov
2
-11
/
+20
2012-04-14
Use uintptr_t for various op related functions
Blue Swirl
1
-5
/
+4
2012-04-14
target-xtensa: Start QOM'ifying CPU init
Andreas Färber
2
-1
/
+9
2012-04-14
target-xtensa: QOM'ify CPU reset
Andreas Färber
3
-14
/
+14
2012-04-14
target-xtensa: QOM'ify CPU
Andreas Färber
4
-1
/
+153
2012-04-14
target-xtensa: Move helpers.h to helper.h
Lluís Vilanova
3
-4
/
+4
2012-03-14
Rename CPUState -> CPUArchState
Andreas Färber
1
-1
/
+1
2012-03-14
target-xtensa: Don't overuse CPUState
Andreas Färber
4
-68
/
+68
2012-03-14
Rename cpu_reset() to cpu_state_reset()
Andreas Färber
1
-1
/
+1
2012-03-03
Merge branch 'upstream' of git://qemu.weilnetz.de/qemu
Blue Swirl
3
-3
/
+0
2012-02-28
target-xtensa: Clean includes
Stefan Weil
3
-3
/
+0
2012-02-20
target-xtensa: add DEBUG_SECTION to overlay tool
Max Filippov
3
-0
/
+7
2012-02-20
target-xtensa: add DBREAK data breakpoints
Max Filippov
5
-0
/
+147
2012-02-18
target-xtensa: add ICOUNT SR and debug exception
Max Filippov
2
-1
/
+54
2012-02-18
target-xtensa: implement instruction breakpoints
Max Filippov
5
-3
/
+119
2012-02-18
target-xtensa: add DEBUGCAUSE SR and configuration
Max Filippov
2
-0
/
+21
2012-02-18
target-xtensa: fetch 3rd opcode byte only when needed
Max Filippov
1
-1
/
+2
2012-02-18
target-xtensa: implement info tlb monitor command
Max Filippov
2
-0
/
+68
2012-02-18
target-xtensa: define TLB_TEMPLATE for MMU-less cores
Max Filippov
1
-2
/
+16
2011-11-26
target-xtensa: fix MMUv3 initialization
Max Filippov
2
-2
/
+2
2011-11-02
target-xtensa: raise an exception for invalid and reserved opcodes
Max Filippov
1
-1
/
+6
2011-11-02
target-xtensa: handle cache options in the overlay tool
Max Filippov
1
-0
/
+6
2011-11-02
target-xtensa: mask out undefined bits of WINDOWSTART SR
Max Filippov
1
-1
/
+1
2011-10-16
target-xtensa: add fsf core
Max Filippov
2
-0
/
+383
2011-10-16
target-xtensa: add dc232b core
Max Filippov
3
-0
/
+712
2011-10-16
target-xtensa: extract core configuration from overlay
Max Filippov
3
-13
/
+554
2011-10-16
target-xtensa: implement external interrupt mapping
Max Filippov
1
-0
/
+3
2011-10-16
target-xtensa: remove hand-written xtensa cores implementations
Max Filippov
3
-860
/
+2
2011-10-16
target-xtensa: increase xtensa options accuracy
Max Filippov
2
-8
/
+12
2011-10-15
target-xtensa: implement MAC16 option
Max Filippov
2
-1
/
+137
2011-10-15
target-xtensa: fix guest hang on masked CCOMPARE interrupt
Max Filippov
2
-15
/
+4
2011-10-01
softmmu_header: pass CPUState to tlb_fill
Blue Swirl
1
-2
/
+3
2011-09-10
target-xtensa: add dc232b core and board
Max Filippov
2
-0
/
+429
2011-09-10
target-xtensa: implement boolean option
Max Filippov
2
-24
/
+86
2011-09-10
target-xtensa: implement memory protection options
Max Filippov
5
-13
/
+782
2011-09-10
target-xtensa: add gdb support
Max Filippov
3
-0
/
+400
2011-09-10
target-xtensa: implement relocatable vectors
Max Filippov
3
-2
/
+19
2011-09-10
target-xtensa: implement CPENABLE and PRID SRs
Max Filippov
2
-0
/
+9
2011-09-10
target-xtensa: implement accurate window check
Max Filippov
1
-0
/
+110
2011-09-10
target-xtensa: implement interrupt option
Max Filippov
5
-12
/
+335
2011-09-10
target-xtensa: implement SIMCALL
Max Filippov
2
-1
/
+9
2011-09-10
target-xtensa: implement unaligned exception option
Max Filippov
3
-4
/
+73
2011-09-10
target-xtensa: implement extended L32R
Max Filippov
3
-4
/
+40
2011-09-10
target-xtensa: implement loop option
Max Filippov
4
-9
/
+93
2011-09-10
target-xtensa: implement windowed registers
Max Filippov
5
-9
/
+345
2011-09-10
target-xtensa: implement RST2 group (32 bit mul/div/rem)
Max Filippov
1
-1
/
+76
2011-09-10
target-xtensa: implement exceptions
Max Filippov
5
-6
/
+236
2011-09-10
target-xtensa: add PS register and access control
Max Filippov
3
-6
/
+77
2011-09-10
target-xtensa: implement CACHE group
Max Filippov
1
-1
/
+94
2011-09-10
target-xtensa: implement SYNC group
Max Filippov
1
-1
/
+30
2011-09-10
target-xtensa: mark reserved and TBD opcodes
Max Filippov
1
-1
/
+109
2011-09-10
target-xtensa: implement LSAI group
Max Filippov
2
-0
/
+90
2011-09-10
target-xtensa: implement shifts (ST1 and RST1 groups)
Max Filippov
4
-0
/
+262
2011-09-10
target-xtensa: implement RST3 group
Max Filippov
1
-0
/
+161
2011-09-10
target-xtensa: add special and user registers
Max Filippov
2
-2
/
+54
2011-09-10
target-xtensa: implement JX/RET0/CALLX
Max Filippov
1
-0
/
+43
2011-09-10
target-xtensa: implement conditional jumps
Max Filippov
1
-0
/
+164
2011-09-10
target-xtensa: implement RT0 group
Max Filippov
1
-0
/
+19
2011-09-10
target-xtensa: implement narrow instructions
Max Filippov
1
-0
/
+54
2011-09-10
target-xtensa: implement disas_xtensa_insn
Max Filippov
5
-2
/
+556
2011-09-10
target-xtensa: add target stubs
Max Filippov
5
-0
/
+326