aboutsummaryrefslogtreecommitdiffstats
path: root/target-openrisc
AgeCommit message (Expand)AuthorFilesLines
2014-09-25target-openrisc: Use cpu_exec_interrupt qom hookRichard Henderson3-0/+22
2014-08-12trace: [tcg] Include TCG-tracing header on all targetsLluís Vilanova1-0/+3
2014-06-29openrisc: fix commentMichael S. Tsirkin1-2/+2
2014-06-05softmmu: introduce cpu_ldst.hPaolo Bonzini2-1/+2
2014-06-05softmmu: commonize helper definitionsPaolo Bonzini1-13/+0
2014-05-28tcg: Invert the inclusion of helper.hRichard Henderson7-12/+7
2014-05-14savevm: Remove all the unneeded version_minimum_id_old (rest)Juan Quintela1-2/+0
2014-03-13cputlb: Change tlb_set_page() argument to CPUStateAndreas Färber1-1/+1
2014-03-13cputlb: Change tlb_flush() argument to CPUStateAndreas Färber4-4/+4
2014-03-13cputlb: Change tlb_flush_page() argument to CPUStateAndreas Färber1-2/+2
2014-03-13exec: Change cpu_abort() argument to CPUStateAndreas Färber1-1/+1
2014-03-13translate-all: Change cpu_restore_state() argument to CPUStateAndreas Färber1-4/+1
2014-03-13cpu-exec: Change cpu_loop_exit() argument to CPUStateAndreas Färber2-2/+2
2014-03-13exec: Change tlb_fill() argument to CPUStateAndreas Färber1-3/+5
2014-03-13cpu: Move breakpoints field from CPU_COMMON to CPUStateAndreas Färber3-3/+9
2014-03-13cpu: Move exception_index field from CPU_COMMON to CPUStateAndreas Färber4-9/+12
2014-03-13cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber4-12/+13
2014-03-13cpu: Factor out cpu_generic_init()Andreas Färber1-12/+1
2014-03-13cpu: Turn cpu_has_work() into a CPUClass hookAndreas Färber2-5/+7
2014-02-12target-openrisc: Use new qemu_ld/st opcodesRichard Henderson1-67/+32
2013-12-23openrisc: Fix spelling in comment (transaltion -> translation)Stefan Weil1-1/+1
2013-12-02misc: Replace 'struct QEMUTimer' by 'QEMUTimer'Stefan Weil1-1/+1
2013-11-20target-openrisc: Correct memory bounds checking for the tlb buffersSebastian Macke1-8/+8
2013-11-20openrisc-timer: Reduce overhead, Separate clock update functionsSebastian Macke2-20/+19
2013-11-20target-openrisc: Correct wrong epcr register in interrupt handlerSebastian Macke1-18/+7
2013-11-20target-openrisc: Remove executable flag for every pageSebastian Macke1-2/+2
2013-11-20target-openrisc: Remove unnecessary code generated by jump instructionsSebastian Macke1-19/+26
2013-11-20target-openrisc: Speed up move instructionSebastian Macke1-23/+27
2013-10-14Merge remote-tracking branch 'jliu/or32' into stagingAnthony Liguori1-8/+1
2013-10-11Merge remote-tracking branch 'rth/tcg-pull' into stagingAnthony Liguori1-2/+0
2013-10-10tcg: Move helper registration into tcg_context_initRichard Henderson1-2/+0
2013-10-07cpu: Drop cpu_model_str from CPU_COMMONAndreas Färber1-1/+0
2013-10-03target-openrisc: Removes a non-conforming behavior for the first page of the ...Sebastian Macke1-7/+0
2013-10-03target-openrisc: Correct handling of page faults.Sebastian Macke1-1/+1
2013-09-02tcg: Change tcg_gen_exit_tb argument to uintptr_tRichard Henderson1-1/+1
2013-07-29cpu: Partially revert "cpu: Change qemu_init_vcpu() argument to CPUState"Andreas Färber1-2/+3
2013-07-27cpu: Introduce CPUClass::gdb_{read,write}_register()Andreas Färber4-5/+16
2013-07-27gdbstub: Replace GET_REG*() macros with gdb_get_reg*() functionsAndreas Färber1-4/+4
2013-07-27target-openrisc: Move cpu_gdb_{read,write}_register()Andreas Färber1-0/+77
2013-07-26cpu: Introduce CPUState::gdb_num_regs and CPUClass::gdb_num_core_regsAndreas Färber1-0/+1
2013-07-26Merge remote-tracking branch 'jliu/or32' into stagingAnthony Liguori1-0/+1
2013-07-23target-openrisc: Free typename in openrisc_cpu_class_by_nameJia Liu1-0/+1
2013-07-23cpu: Turn cpu_get_phys_page_debug() into a CPUClass hookAndreas Färber3-4/+7
2013-07-23cpu: Move singlestep_enabled field from CPU_COMMON to CPUStateAndreas Färber1-3/+4
2013-07-23cpu: Introduce CPUClass::synchronize_from_tb() for cpu_pc_from_tb()Andreas Färber1-5/+0
2013-07-23cpu: Introduce CPUClass::set_pc() for gdb_set_cpu_pc()Andreas Färber1-0/+8
2013-07-09cpu: Move reset logging to CPUStateAndreas Färber1-5/+0
2013-07-09log: Change log_cpu_state[_mask]() argument to CPUStateAndreas Färber2-2/+2
2013-07-09cpu: Drop unnecessary dynamic casts in *_env_get_cpu()Andreas Färber1-1/+1
2013-07-09linux-user: Move cpu_clone_regs() and cpu_set_tls() into linux-userPeter Maydell1-10/+0
2013-07-09target-openrisc: Fix typename in openrisc_cpu_class_by_name()Dongxue Zhang1-1/+3
2013-06-28cpu: Change qemu_init_vcpu() argument to CPUStateAndreas Färber1-1/+0
2013-06-28cpu: Turn cpu_dump_{state,statistics}() into CPUState hooksAndreas Färber3-5/+10
2013-06-28target-openrisc: Register VMStateDescription for OpenRISCCPUAndreas Färber3-11/+19
2013-03-12cpu: Replace do_interrupt() by CPUClass::do_interrupt methodAndreas Färber3-2/+5
2013-03-12cpu: Move halted and interrupt_request fields to CPUStateAndreas Färber3-5/+5
2013-03-03gen-icount.h: Rename gen_icount_start/end to gen_tb_start/endPeter Maydell1-2/+2
2013-03-03cpu: Introduce ENV_OFFSET macrosAndreas Färber1-0/+2
2013-02-23qemu-log: Remove qemu_log_try_set_file() and its usersPeter Maydell1-2/+0
2013-02-16cpu: Add CPUArchState pointer to CPUStateAndreas Färber1-0/+2
2013-02-16target-openrisc: Update OpenRISCCPU to QOM realizefnAndreas Färber2-5/+12
2013-02-01target-openrisc: Rename CPU subtypesAndreas Färber1-4/+11
2013-02-01target-openrisc: TYPE_OPENRISC_CPU should be abstractAndreas Färber1-1/+1
2013-01-28target-openrisc: Use type_register() instead of type_register_static()Andreas Färber1-1/+1
2013-01-28target-openrisc: Catch attempt to instantiate abstract type in cpu_init()Andreas Färber1-1/+2
2013-01-27target-openrisc: Detect attempt to instantiate non-CPU type in cpu_init()Andreas Färber1-2/+22
2013-01-27target-openrisc: Clean up triple QOM castsAndreas Färber6-24/+24
2013-01-27target-openrisc: Drop OpenRISCCPUListAndreas Färber1-7/+2
2013-01-15cpu: Move cpu_index field to CPUStateAndreas Färber1-1/+1
2012-12-19fpu: move public header file to include/fpuPaolo Bonzini1-1/+1
2012-12-19misc: move include files to include/qemu/Paolo Bonzini4-5/+5
2012-12-19qom: move include files to include/qom/Paolo Bonzini1-1/+1
2012-12-19exec: move include files to include/exec/Paolo Bonzini6-14/+14
2012-12-19qapi: move include files to include/qobject/Paolo Bonzini1-1/+1
2012-12-19build: kill libdis, move disassemblers to disas/Paolo Bonzini1-1/+1
2012-12-16exec: refactor cpu_restore_stateBlue Swirl1-9/+1
2012-12-08TCG: Use gen_opc_instr_start from context instead of global variable.Evgeny Voevodin1-3/+3
2012-12-08TCG: Use gen_opc_icount from context instead of global variable.Evgeny Voevodin1-1/+1
2012-12-08TCG: Use gen_opc_pc from context instead of global variable.Evgeny Voevodin1-2/+2
2012-11-24target-openrisc: remove conflicting definitions from cpu.hAurelien Jarno1-18/+0
2012-11-17TCG: Use gen_opc_buf from context instead of global variable.Evgeny Voevodin1-4/+5
2012-11-17TCG: Use gen_opc_ptr from context instead of global variable.Evgeny Voevodin1-5/+5
2012-11-10disas: avoid using cpu_single_envBlue Swirl1-1/+1
2012-10-31cpus: Pass CPUState to [qemu_]cpu_has_work()Andreas Färber1-1/+3
2012-10-23Rename target_phys_addr_t to hwaddrAvi Kivity2-12/+12
2012-09-27Emit debug_insn for CPU_LOG_TB_OP_OPT as well.Richard Henderson1-1/+1
2012-07-27target-or32: Add linux user supportJia Liu1-0/+12
2012-07-27target-or32: Add system instructionsJia Liu5-1/+321
2012-07-27target-or32: Add timer supportJia Liu1-0/+22
2012-07-27target-or32: Add PIC supportJia Liu1-0/+3
2012-07-27target-or32: Add instruction translationJia Liu1-0/+1734
2012-07-27target-or32: Add float instruction helpersJia Liu3-1/+335
2012-07-27target-or32: Add int instruction helpersJia Liu3-1/+85
2012-07-27target-or32: Add exception supportJia Liu5-2/+89
2012-07-27target-or32: Add interrupt supportJia Liu5-2/+134
2012-07-27target-or32: Add MMU supportJia Liu3-2/+303
2012-07-27target-or32: Add target stubs and QOM cpuJia Liu8-0/+792