diff options
author | Ben Widawsky <ben.widawsky@intel.com> | 2020-07-31 14:31:17 -0700 |
---|---|---|
committer | Jaxon Haws <jaxon.haws@amd.com> | 2022-10-13 16:18:39 -0500 |
commit | c8b83c6cd0bc84d1c0a8a0db39c24aee018d9a37 (patch) | |
tree | c97db2d6fccac938d12b25162c4f0532295153e3 | |
parent | 52097446c2dcac123f4ff040a15a07acdbe2b11f (diff) | |
download | pciutils-c8b83c6cd0bc84d1c0a8a0db39c24aee018d9a37.tar.gz |
cxl: Add support for DVSEC port cap
Signed-off-by: Ben Widawsky <ben.widawsky@intel.com>
Co-authored-by: Jaxon Haws <jaxon.haws@amd.com>
Signed-off-by: Jaxon Haws <jaxon.haws@amd.com>
---
Add Viral Enable (Jonathan)
Add missing tab (Jonathan)
Add Alt Mem base/limit (Jonathan)
-rw-r--r-- | lib/header.h | 15 | ||||
-rw-r--r-- | ls-ecaps.c | 44 |
2 files changed, 53 insertions, 6 deletions
diff --git a/lib/header.h b/lib/header.h index 365a59c..7cbc40f 100644 --- a/lib/header.h +++ b/lib/header.h @@ -1111,6 +1111,21 @@ #define PCI_CXL_DEV_RANGE2_BASE_HI 0x30 #define PCI_CXL_DEV_RANGE2_BASE_LO 0x34 +/* PCIe CXL 2.0 Designated Vendor-Specific Capabilities for Ports */ +#define PCI_CXL_PORT_EXT_LEN 0x28 /* CXL Extensions DVSEC for Ports Length */ +#define PCI_CXL_PORT_EXT_STATUS 0x0a /* Port Extension Status */ +#define PCI_CXL_PORT_PM_INIT_COMPLETE 0x1 /* Port Power Management Initialization Complete */ +#define PCI_CXL_PORT_CTRL 0x0c /* Port Control Override */ +#define PCI_CXL_PORT_UNMASK_SBR 0x0001 /* Unmask SBR */ +#define PCI_CXL_PORT_UNMASK_LINK 0x0002 /* Unmask Link Disable */ +#define PCI_CXL_PORT_ALT_MEMORY 0x0004 /* Alt Memory and ID Space Enable */ +#define PCI_CXL_PORT_ALT_BME 0x0008 /* Alt BME */ +#define PCI_CXL_PORT_VIRAL_EN 0x4000 /* Viral Enable */ +#define PCI_CXL_PORT_ALT_BUS_BASE 0xe +#define PCI_CXL_PORT_ALT_BUS_LIMIT 0xf +#define PCI_CXL_PORT_ALT_MEM_BASE 0x10 +#define PCI_CXL_PORT_ALT_MEM_LIMIT 0x12 + /* Access Control Services */ #define PCI_ACS_CAP 0x04 /* ACS Capability Register */ #define PCI_ACS_CAP_VALID 0x0001 /* ACS Source Validation */ @@ -779,6 +779,29 @@ dvsec_cxl_device(struct device *d, int where, int rev) } static void +dvsec_cxl_port(struct device *d, int where) +{ + u16 w, m1, m2; + u8 b1, b2; + + w = get_conf_word(d, where + PCI_CXL_PORT_EXT_STATUS); + printf("\t\tCXLPortSta:\tPMComplete%c\n", FLAG(w, PCI_CXL_PORT_EXT_STATUS)); + + w = get_conf_word(d, where + PCI_CXL_PORT_CTRL); + printf("\t\tCXLPortCtl:\tUnmaskSBR%c UnmaskLinkDisable%c AltMem%c AltBME%c ViralEnable%c\n", + FLAG(w, PCI_CXL_PORT_UNMASK_SBR), FLAG(w, PCI_CXL_PORT_UNMASK_LINK), + FLAG(w, PCI_CXL_PORT_ALT_MEMORY), FLAG(w, PCI_CXL_PORT_ALT_BME), + FLAG(w, PCI_CXL_PORT_VIRAL_EN)); + + b1 = get_conf_byte(d, where + PCI_CXL_PORT_ALT_BUS_BASE); + b2 = get_conf_byte(d, where + PCI_CXL_PORT_ALT_BUS_LIMIT); + printf("\t\tAlternateBus:\t%02x-%02x\n", b1, b2); + m1 = get_conf_word(d, where + PCI_CXL_PORT_ALT_MEM_BASE); + m2 = get_conf_word(d, where + PCI_CXL_PORT_ALT_MEM_LIMIT); + printf("\t\tAlternateBus:\t%04x-%04x\n", m1, m2); +} + +static void cap_dvsec_cxl(struct device *d, int id, int where) { u8 rev; @@ -787,15 +810,24 @@ cap_dvsec_cxl(struct device *d, int id, int where) if (verbose < 2) return; - if (id != 0) - return; - rev = BITS(get_conf_byte(d, where + 0x6), 0, 4); - if (!config_fetch(d, where, PCI_CXL_DEV_LEN)) - return; + switch (id) { + case 0: + if (!config_fetch(d, where, PCI_CXL_DEV_LEN)) + return; - dvsec_cxl_device(d, where, rev); + dvsec_cxl_device(d, where, rev); + break; + case 3: + if (!config_fetch(d, where, PCI_CXL_PORT_EXT_LEN)) + return; + + dvsec_cxl_port(d, where); + break; + default: + break; + } } static void |