aboutsummaryrefslogtreecommitdiffstats
path: root/arch/riscv/errata
AgeCommit message (Expand)AuthorFilesLines
2024-04-26Merge patch series "RISC-V: Test th.sxstatus.MAEE bit before enabling MAEE"Palmer Dabbelt1-9/+15
2024-04-25riscv: T-Head: Test availability bit before enabling MAE errataChristoph Müllner1-4/+10
2024-04-25riscv: thead: Rename T-Head PBMT to MAEChristoph Müllner1-5/+5
2024-03-12riscv: errata: Rename defines for AndesYu Chien Peter Lin1-5/+5
2024-01-11Merge patch series "riscv: errata: thead: use riscv_nonstd_cache_ops for CMO"Palmer Dabbelt1-2/+67
2024-01-10riscv: errata: thead: use pa based instructions for CMOJisheng Zhang1-12/+6
2024-01-10riscv: errata: thead: use riscv_nonstd_cache_ops for CMOJisheng Zhang1-2/+73
2023-12-06riscv: errata: andes: Probe for IOCP only once in boot stageLad Prabhakar1-7/+13
2023-09-27riscv: errata: andes: Makefile: Fix randconfig build issueLad Prabhakar1-0/+4
2023-09-08Merge patch series "Add non-coherent DMA support for AX45MP"Palmer Dabbelt3-0/+68
2023-09-01riscv: errata: Add Andes alternative portsLad Prabhakar3-0/+68
2023-09-01RISC-V: alternative: Remove feature_probe_funcEvan Green1-8/+0
2023-07-06Merge patch series "riscv: some CMO alternative related clean up"Palmer Dabbelt1-2/+5
2023-07-06riscv: errata: thead: only set cbom size & noncoherent during bootJisheng Zhang1-2/+5
2023-05-31riscv: Fix relocatable kernels with early alternatives using -fno-pieAlexandre Ghiti1-0/+4
2023-04-29RISC-V: fix sifive and thead section mismatches in errataRandy Dunlap2-8/+6
2023-04-28Merge tag 'riscv-for-linus-6.4-mw1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2-6/+16
2023-04-25RISC-V: hwprobe: Remove __init on probe_vendor_features()Evan Green1-3/+3
2023-04-18Merge patch series "RISC-V Hardware Probing User Interface"Palmer Dabbelt1-0/+10
2023-04-18RISC-V: hwprobe: Support probing of misaligned access performanceEvan Green1-0/+10
2023-03-14riscv: alternatives: Rename errata_id to patch_idAndrew Jones2-5/+5
2023-03-14riscv: alternatives: Remove unnecessary define and unused structAndrew Jones1-1/+1
2023-03-07RISC-V: fix taking the text_mutex twice during sifive errata patchingConor Dooley1-1/+1
2023-02-21RISC-V: take text_mutex during alternative patchingConor Dooley2-2/+9
2023-02-14riscv: Fix early alternative patchingSamuel Holland1-3/+1
2023-01-31riscv: switch to relative alternative entriesJisheng Zhang2-4/+10
2022-10-27drivers/perf: riscv_pmu_sbi: add support for PMU variant on T-Head C9xx coresHeiko Stuebner1-0/+19
2022-10-13Merge patch series "Some style cleanups for recent extension additions"Palmer Dabbelt1-6/+8
2022-10-13riscv: check for kernel config option in t-head memory types errataHeiko Stuebner1-0/+3
2022-10-13riscv: use BIT() macros in t-head errata initHeiko Stuebner1-2/+2
2022-10-13riscv: drop some idefs from CMO initializationHeiko Stuebner1-4/+3
2022-09-13RISC-V: Clean up the Zicbom block size probingPalmer Dabbelt1-0/+1
2022-08-10riscv: implement Zicbom-based CMO instructions + the t-head variantPalmer Dabbelt1-0/+20
2022-08-06Merge tag 'riscv-for-linus-5.20-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds1-26/+12
2022-08-03riscv: implement cache-management errata for T-Head SoCsHeiko Stuebner1-0/+20
2022-07-07riscv: don't warn for sifive erratas in modulesHeiko Stuebner1-1/+2
2022-06-16riscv: remove usage of function-pointers from cpufeatures and t-head errataHeiko Stuebner1-26/+12
2022-05-11riscv: add memory-type errata for T-HeadHeiko Stuebner4-1/+100
2022-05-11riscv: implement module alternativesHeiko Stuebner1-5/+9
2022-05-11riscv: allow different stages with alternativesHeiko Stuebner1-1/+2
2022-05-11riscv: integrate alternatives better into the main architectureHeiko Stuebner2-76/+0
2022-01-09riscv: errata: alternative: mark vendor_patch_func __initdataJisheng Zhang1-1/+2
2021-06-01riscv: skip errata_cip_453.o if CONFIG_ERRATA_SIFIVE_CIP_453 is disabledVincent1-1/+1
2021-04-26riscv: sifive: Apply errata "cip-1200" patchVincent Chen1-0/+18
2021-04-26riscv: sifive: Apply errata "cip-453" patchVincent Chen3-0/+59
2021-04-26riscv: sifive: Add SiFive alternative portsVincent Chen4-0/+75
2021-04-26riscv: Introduce alternative mechanism to apply errata solutionVincent Chen2-0/+70