blob: ebee5b7ad97360a80f33601c3b7644d1dba6f9bd (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
|
/* $Id$
*
* This file is subject to the terms and conditions of the GNU General Public
* License. See the file "COPYING" in the main directory of this archive
* for more details.
*
* Copyright (C) 1992 - 1997, 2000-2001 Silicon Graphics, Inc. All rights reserved.
*/
#ifndef _ASM_IA64_SN_SN1_HUBNI_NEXT_H
#define _ASM_IA64_SN_SN1_HUBNI_NEXT_H
#define NI_LOCAL_ENTRIES 128
#define NI_META_ENTRIES 1
#define NI_LOCAL_TABLE(_x) (NI_LOCAL_TABLE_0 + (8 * (_x)))
#define NI_META_TABLE(_x) (NI_GLOBAL_TABLE + (8 * (_x)))
/**************************************************************
Masks and shifts for NI registers are defined below.
**************************************************************/
#define NPS_LINKUP_SHFT 1
#define NPS_LINKUP_MASK (UINT64_CAST 0x1 << 1)
#define NPR_LOCALRESET (UINT64_CAST 1 << 2) /* Reset loc. bdrck */
#define NPR_PORTRESET (UINT64_CAST 1 << 1) /* Send warm reset */
#define NPR_LINKRESET (UINT64_CAST 1 << 0) /* Send link reset */
/* NI_DIAG_PARMS bit definitions */
#define NDP_SENDERROR (UINT64_CAST 1 << 0) /* Send data error */
#define NDP_PORTDISABLE (UINT64_CAST 1 << 1) /* Port disable */
#define NDP_SENDERROFF (UINT64_CAST 1 << 2) /* Disable send error recovery */
/* NI_PORT_ERROR mask and shift definitions (some are not present in SN0) */
#define NPE_LINKRESET (UINT64_CAST 1 << 52)
#define NPE_INTLONG_SHFT 48
#define NPE_INTLONG_MASK (UINT64_CAST 0xf << NPE_INTLONG_SHFT)
#define NPE_INTSHORT_SHFT 44
#define NPE_INTSHORT_MASK (UINT64_CAST 0xf << NPE_INTSHORT_SHFT)
#define NPE_EXTBADHEADER_SHFT 40
#define NPE_EXTBADHEADER_MASK (UINT64_CAST 0xf << NPE_EXTBADHEADER_SHFT)
#define NPE_EXTLONG_SHFT 36
#define NPE_EXTLONG_MASK (UINT64_CAST 0xf << NPE_EXTLONG_SHFT)
#define NPE_EXTSHORT_SHFT 32
#define NPE_EXTSHORT_MASK (UINT64_CAST 0xf << NPE_EXTSHORT_SHFT)
#define NPE_FIFOOVFLOW_SHFT 28
#define NPE_FIFOOVFLOW_MASK (UINT64_CAST 0xf << NPE_FIFOOVFLOW_SHFT)
#define NPE_TAILTO_SHFT 24
#define NPE_TAILTO_MASK (UINT64_CAST 0xf << NPE_TAILTO_SHFT)
#define NPE_RETRYCOUNT_SHFT 16
#define NPE_RETRYCOUNT_MASK (UINT64_CAST 0xff << NPE_RETRYCOUNT_SHFT)
#define NPE_CBERRCOUNT_SHFT 8
#define NPE_CBERRCOUNT_MASK (UINT64_CAST 0xff << NPE_CBERRCOUNT_SHFT)
#define NPE_SNERRCOUNT_SHFT 0
#define NPE_SNERRCOUNT_MASK (UINT64_CAST 0xff << NPE_SNERRCOUNT_SHFT)
#define NPE_COUNT_MAX 0xff
#define NPE_FATAL_ERRORS (NPE_LINKRESET | NPE_INTLONG_MASK |\
NPE_INTSHORT_MASK | NPE_EXTBADHEADER_MASK |\
NPE_EXTLONG_MASK | NPE_EXTSHORT_MASK |\
NPE_FIFOOVFLOW_MASK | NPE_TAILTO_MASK)
#ifndef __ASSEMBLY__
/* NI_PORT_HEADER[AB] registers (not automatically generated) */
#ifdef LITTLE_ENDIAN
typedef union ni_port_header_a_u {
bdrkreg_t ni_port_header_a_regval;
struct {
bdrkreg_t pha_v : 1;
bdrkreg_t pha_age : 8;
bdrkreg_t pha_direction : 4;
bdrkreg_t pha_destination : 8;
bdrkreg_t pha_reserved_1 : 3;
bdrkreg_t pha_command : 8;
bdrkreg_t pha_prexsel : 3;
bdrkreg_t pha_address_b : 27;
bdrkreg_t pha_reserved : 2;
} ni_port_header_a_fld_s;
} ni_port_header_a_u_t;
#else
typedef union ni_port_header_a_u {
bdrkreg_t ni_port_header_a_regval;
struct {
bdrkreg_t pha_reserved : 2;
bdrkreg_t pha_address_b : 27;
bdrkreg_t pha_prexsel : 3;
bdrkreg_t pha_command : 8;
bdrkreg_t pha_reserved_1 : 3;
bdrkreg_t pha_destination : 8;
bdrkreg_t pha_direction : 4;
bdrkreg_t pha_age : 8;
bdrkreg_t pha_v : 1;
} ni_port_header_a_fld_s;
} ni_port_header_a_u_t;
#endif
#ifdef LITTLE_ENDIAN
typedef union ni_port_header_b_u {
bdrkreg_t ni_port_header_b_regval;
struct {
bdrkreg_t phb_supplemental : 11;
bdrkreg_t phb_reserved_2 : 5;
bdrkreg_t phb_source : 11;
bdrkreg_t phb_reserved_1 : 8;
bdrkreg_t phb_address_a : 3;
bdrkreg_t phb_address_c : 8;
bdrkreg_t phb_reserved : 18;
} ni_port_header_b_fld_s;
} ni_port_header_b_u_t;
#else
typedef union ni_port_header_b_u {
bdrkreg_t ni_port_header_b_regval;
struct {
bdrkreg_t phb_reserved : 18;
bdrkreg_t phb_address_c : 8;
bdrkreg_t phb_address_a : 3;
bdrkreg_t phb_reserved_1 : 8;
bdrkreg_t phb_source : 11;
bdrkreg_t phb_reserved_2 : 5;
bdrkreg_t phb_supplemental : 11;
} ni_port_header_b_fld_s;
} ni_port_header_b_u_t;
#endif
#endif
/* NI_RESET_ENABLE mask definitions */
#define NRE_RESETOK (UINT64_CAST 1) /* Let LLP reset bedrock */
/* NI PORT_ERRORS, Max number of RETRY_COUNT, Check Bit, and Sequence */
/* Number errors (8 bit counters that do not wrap). */
#define NI_LLP_RETRY_MAX 0xff
#define NI_LLP_CB_MAX 0xff
#define NI_LLP_SN_MAX 0xff
/* NI_PORT_PARMS shift and mask definitions */
#define NPP_VCH_ERR_EN_SHFT 31
#define NPP_VCH_ERR_EN_MASK (0xf << NPP_VCH_ERR_EN_SHFT)
#define NPP_SQUASH_ERR_EN_SHFT 30
#define NPP_SQUASH_ERR_EN_MASK (0x1 << NPP_SQUASH_ERR_EN_SHFT)
#define NPP_FIRST_ERR_EN_SHFT 29
#define NPP_FIRST_ERR_EN_MASK (0x1 << NPP_FIRST_ERR_EN_SHFT)
#define NPP_D_AVAIL_SEL_SHFT 26
#define NPP_D_AVAIL_SEL_MASK (0x3 << NPP_D_AVAIL_SEL_SHFT)
#define NPP_MAX_RETRY_SHFT 16
#define NPP_MAX_RETRY_MASK (0x3ff << NPP_MAX_RETRY_SHFT)
#define NPP_NULL_TIMEOUT_SHFT 10
#define NPP_NULL_TIMEOUT_MASK (0x3f << NPP_NULL_TIMEOUT_SHFT)
#define NPP_MAX_BURST_SHFT 0
#define NPP_MAX_BURST_MASK (0x3ff << NPP_MAX_BURST_SHFT)
#define NPP_RESET_DEFAULTS (0xf << NPP_VCH_ERR_EN_SHFT | \
0x1 << NPP_FIRST_ERR_EN_SHFT | \
0x3ff << NPP_MAX_RETRY_SHFT | \
0x6 << NPP_NULL_TIMEOUT_SHFT | \
0x3f0 << NPP_MAX_BURST_SHFT)
#endif /* _ASM_IA64_SN_SN1_HUBNI_NEXT_H */
|
