aboutsummaryrefslogtreecommitdiffstats
path: root/queue-6.6/arm64-dts-mediatek-mt8183-add-power-domains-properit.patch
diff options
context:
space:
mode:
Diffstat (limited to 'queue-6.6/arm64-dts-mediatek-mt8183-add-power-domains-properit.patch')
-rw-r--r--queue-6.6/arm64-dts-mediatek-mt8183-add-power-domains-properit.patch39
1 files changed, 39 insertions, 0 deletions
diff --git a/queue-6.6/arm64-dts-mediatek-mt8183-add-power-domains-properit.patch b/queue-6.6/arm64-dts-mediatek-mt8183-add-power-domains-properit.patch
new file mode 100644
index 0000000000..7b43ec9070
--- /dev/null
+++ b/queue-6.6/arm64-dts-mediatek-mt8183-add-power-domains-properit.patch
@@ -0,0 +1,39 @@
+From e6de38f764ff375a5d8a14b66b621146aade6970 Mon Sep 17 00:00:00 2001
+From: Sasha Levin <sashal@kernel.org>
+Date: Fri, 23 Feb 2024 17:11:21 +0800
+Subject: arm64: dts: mediatek: mt8183: Add power-domains properity to mfgcfg
+
+From: Ikjoon Jang <ikjn@chromium.org>
+
+[ Upstream commit 1781f2c461804c0123f59afc7350e520a88edffb ]
+
+mfgcfg clock is under MFG_ASYNC power domain.
+
+Fixes: e526c9bc11f8 ("arm64: dts: Add Mediatek SoC MT8183 and evaluation board dts and Makefile")
+Fixes: 37fb78b9aeb7 ("arm64: dts: mediatek: Add mt8183 power domains controller")
+Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
+Signed-off-by: Ikjoon Jang <ikjn@chromium.org>
+Reviewed-by: Enric Balletbo i Serra <enric.balletbo@collabora.com>
+Signed-off-by: Chen-Yu Tsai <wenst@chromium.org>
+Link: https://lore.kernel.org/r/20240223091122.2430037-1-wenst@chromium.org
+Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
+Signed-off-by: Sasha Levin <sashal@kernel.org>
+---
+ arch/arm64/boot/dts/mediatek/mt8183.dtsi | 1 +
+ 1 file changed, 1 insertion(+)
+
+diff --git a/arch/arm64/boot/dts/mediatek/mt8183.dtsi b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
+index df6e9990cd5fa..8721a5ffca30a 100644
+--- a/arch/arm64/boot/dts/mediatek/mt8183.dtsi
++++ b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
+@@ -1628,6 +1628,7 @@
+ compatible = "mediatek,mt8183-mfgcfg", "syscon";
+ reg = <0 0x13000000 0 0x1000>;
+ #clock-cells = <1>;
++ power-domains = <&spm MT8183_POWER_DOMAIN_MFG_ASYNC>;
+ };
+
+ gpu: gpu@13040000 {
+--
+2.43.0
+