summaryrefslogtreecommitdiffstats
path: root/glossary.tex
diff options
context:
space:
mode:
authorPaul E. McKenney <paulmck@linux.vnet.ibm.com>2008-11-21 11:39:26 -0800
committerPaul E. McKenney <paulmck@paulmck-laptop.beaverton.ibm.com>2008-11-21 11:39:26 -0800
commita0ccd6118bf5c36f342c6d4807402e3e17f1c992 (patch)
tree4b3055d77ac14cdf819a684f2ebdbe0d6919a66a /glossary.tex
parent19a7b2c2455ec12cca8b8cb3ba2e8865183f2ad0 (diff)
downloadperfbook-a0ccd6118bf5c36f342c6d4807402e3e17f1c992.tar.gz
Add interrupt-related terms to glossary.
Signed-off-by: Paul E. McKenney <paulmck@linux.vnet.ibm.com>
Diffstat (limited to 'glossary.tex')
-rw-r--r--glossary.tex16
1 files changed, 16 insertions, 0 deletions
diff --git a/glossary.tex b/glossary.tex
index e8edc623..dd1967b2 100644
--- a/glossary.tex
+++ b/glossary.tex
@@ -187,6 +187,15 @@
If necessary, the item is removed from the other CPUs' caches
via ``invalidation'' messages from the writing CPUs to any
CPUs having a copy in their caches.
+\item[IPI:]
+ Inter-processor interrupt, which is an
+ interrupt sent from one CPU to another.
+ IPIs are used heavily in the Linux kernel, for example, within
+ the scheduler to alert CPUs that a high-priority process is now
+ runnable.
+\item[IRQ:]
+ Interrupt request, often used as an abbreviation for ``interrupt''
+ within the Linux kernel community, as in ``irq handler''.
\item[Linearizable:]
A sequence of operations is ``linearizable'' if there is at
least one global ordering of the sequence that is consistent
@@ -233,6 +242,13 @@
\item[Mutual-Exclusion Mechanism:]
A software abstraction that regulates threads' access to
``critical sections'' and corresponding data.
+\item[NMI:]
+ Non-maskable interrupt.
+ As the name indicates, this is an extremely high-priority
+ interrupt that cannot be masked.
+ These are used for hardware-specific purposes such as profiling.
+ The advantage of using NMIs for profiling is that it allows you
+ to profile code that runs with interrupts disabled.
\item[NUCA:]
Non-uniform cache architecture, where groups of CPUs share
caches.