€•Ó7      Œsphinx.addnodes”Œdocument”“”)”}”(Œ	rawsource”Œ ”Œchildren”]”(Œtranslations”ŒLanguagesNode”“”)”}”(hhh]”(h Œpending_xref”“”)”}”(hhh]”Œdocutils.nodes”ŒText”“”ŒChinese (Simplified)”…””}”Œparent”hsbaŒ
attributes”}”(Œids”]”Œclasses”]”Œnames”]”Œdupnames”]”Œbackrefs”]”Œ	refdomain”Œstd”Œreftype”Œdoc”Œ	reftarget”Œ)/translations/zh_CN/virt/kvm/devices/mpic”Œmodname”NŒ	classname”NŒrefexplicit”ˆuŒtagname”hhhubh)”}”(hhh]”hŒChinese (Traditional)”…””}”hh2sbah}”(h]”h ]”h"]”h$]”h&]”Œ	refdomain”h)Œreftype”h+Œ	reftarget”Œ)/translations/zh_TW/virt/kvm/devices/mpic”Œmodname”NŒ	classname”NŒrefexplicit”ˆuh1hhhubh)”}”(hhh]”hŒItalian”…””}”hhFsbah}”(h]”h ]”h"]”h$]”h&]”Œ	refdomain”h)Œreftype”h+Œ	reftarget”Œ)/translations/it_IT/virt/kvm/devices/mpic”Œmodname”NŒ	classname”NŒrefexplicit”ˆuh1hhhubh)”}”(hhh]”hŒJapanese”…””}”hhZsbah}”(h]”h ]”h"]”h$]”h&]”Œ	refdomain”h)Œreftype”h+Œ	reftarget”Œ)/translations/ja_JP/virt/kvm/devices/mpic”Œmodname”NŒ	classname”NŒrefexplicit”ˆuh1hhhubh)”}”(hhh]”hŒKorean”…””}”hhnsbah}”(h]”h ]”h"]”h$]”h&]”Œ	refdomain”h)Œreftype”h+Œ	reftarget”Œ)/translations/ko_KR/virt/kvm/devices/mpic”Œmodname”NŒ	classname”NŒrefexplicit”ˆuh1hhhubh)”}”(hhh]”hŒSpanish”…””}”hh‚sbah}”(h]”h ]”h"]”h$]”h&]”Œ	refdomain”h)Œreftype”h+Œ	reftarget”Œ)/translations/sp_SP/virt/kvm/devices/mpic”Œmodname”NŒ	classname”NŒrefexplicit”ˆuh1hhhubeh}”(h]”h ]”h"]”h$]”h&]”Œcurrent_language”ŒEnglish”uh1h
hhŒ	_document”hŒsource”NŒline”NubhŒcomment”“”)”}”(hŒ SPDX-License-Identifier: GPL-2.0”h]”hŒ SPDX-License-Identifier: GPL-2.0”…””}”hh£sbah}”(h]”h ]”h"]”h$]”h&]”Œ	xml:space”Œpreserve”uh1h¡hhhžhhŸŒC/var/lib/git/docbuild/linux/Documentation/virt/kvm/devices/mpic.rst”h KubhŒsection”“”)”}”(hhh]”(hŒtitle”“”)”}”(hŒMPIC interrupt controller”h]”hŒMPIC interrupt controller”…””}”(hh»hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1h¹hh¶hžhhŸh³h KubhŒ	paragraph”“”)”}”(hŒDevice types supported:”h]”hŒDevice types supported:”…””}”(hhËhžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÉhŸh³h Khh¶hžhubhŒblock_quote”“”)”}”(hŒf- KVM_DEV_TYPE_FSL_MPIC_20     Freescale MPIC v2.0
- KVM_DEV_TYPE_FSL_MPIC_42     Freescale MPIC v4.2
”h]”hŒbullet_list”“”)”}”(hhh]”(hŒ	list_item”“”)”}”(hŒ0KVM_DEV_TYPE_FSL_MPIC_20     Freescale MPIC v2.0”h]”hÊ)”}”(hhèh]”hŒ0KVM_DEV_TYPE_FSL_MPIC_20     Freescale MPIC v2.0”…””}”(hhêhžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÉhŸh³h K	hhæubah}”(h]”h ]”h"]”h$]”h&]”uh1hähháubhå)”}”(hŒ1KVM_DEV_TYPE_FSL_MPIC_42     Freescale MPIC v4.2
”h]”hÊ)”}”(hŒ0KVM_DEV_TYPE_FSL_MPIC_42     Freescale MPIC v4.2”h]”hŒ0KVM_DEV_TYPE_FSL_MPIC_42     Freescale MPIC v4.2”…””}”(hj  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÉhŸh³h K
hhýubah}”(h]”h ]”h"]”h$]”h&]”uh1hähháubeh}”(h]”h ]”h"]”h$]”h&]”Œbullet”Œ-”uh1hßhŸh³h K	hhÛubah}”(h]”h ]”h"]”h$]”h&]”uh1hÙhŸh³h K	hh¶hžhubhÊ)”}”(hŒ¤Only one MPIC instance, of any type, may be instantiated.  The created
MPIC will act as the system interrupt controller, connecting to each
vcpu's interrupt inputs.”h]”hŒ¦Only one MPIC instance, of any type, may be instantiated.  The created
MPIC will act as the system interrupt controller, connecting to each
vcpuâ€™s interrupt inputs.”…””}”(hj#  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÉhŸh³h Khh¶hžhubhŒdefinition_list”“”)”}”(hhh]”hŒdefinition_list_item”“”)”}”(hXù  Groups:
KVM_DEV_MPIC_GRP_MISC
 Attributes:

  KVM_DEV_MPIC_BASE_ADDR (rw, 64-bit)
    Base address of the 256 KiB MPIC register space.  Must be
    naturally aligned.  A value of zero disables the mapping.
    Reset value is zero.

KVM_DEV_MPIC_GRP_REGISTER (rw, 32-bit)
  Access an MPIC register, as if the access were made from the guest.
  "attr" is the byte offset into the MPIC register space.  Accesses
  must be 4-byte aligned.

  MSIs may be signaled by using this attribute group to write
  to the relevant MSIIR.

KVM_DEV_MPIC_GRP_IRQ_ACTIVE (rw, 32-bit)
  IRQ input line for each standard openpic source.  0 is inactive and 1
  is active, regardless of interrupt sense.

  For edge-triggered interrupts:  Writing 1 is considered an activating
  edge, and writing 0 is ignored.  Reading returns 1 if a previously
  signaled edge has not been acknowledged, and 0 otherwise.

  "attr" is the IRQ number.  IRQ numbers for standard sources are the
  byte offset of the relevant IVPR from EIVPR0, divided by 32.
”h]”(hŒterm”“”)”}”(hŒGroups:”h]”hŒGroups:”…””}”(hj>  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1j<  hŸh³h K*hj8  ubhŒ
definition”“”)”}”(hhh]”j2  )”}”(hhh]”(j7  )”}”(hŒÚKVM_DEV_MPIC_GRP_MISC
Attributes:

 KVM_DEV_MPIC_BASE_ADDR (rw, 64-bit)
   Base address of the 256 KiB MPIC register space.  Must be
   naturally aligned.  A value of zero disables the mapping.
   Reset value is zero.
”h]”(j=  )”}”(hŒKVM_DEV_MPIC_GRP_MISC”h]”hŒKVM_DEV_MPIC_GRP_MISC”…””}”(hjX  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1j<  hŸh³h KhjT  ubjM  )”}”(hhh]”(hÊ)”}”(hŒAttributes:”h]”hŒAttributes:”…””}”(hji  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÉhŸh³h Khjf  ubhÚ)”}”(hŒ³KVM_DEV_MPIC_BASE_ADDR (rw, 64-bit)
  Base address of the 256 KiB MPIC register space.  Must be
  naturally aligned.  A value of zero disables the mapping.
  Reset value is zero.
”h]”j2  )”}”(hhh]”j7  )”}”(hŒ­KVM_DEV_MPIC_BASE_ADDR (rw, 64-bit)
Base address of the 256 KiB MPIC register space.  Must be
naturally aligned.  A value of zero disables the mapping.
Reset value is zero.
”h]”(j=  )”}”(hŒ#KVM_DEV_MPIC_BASE_ADDR (rw, 64-bit)”h]”hŒ#KVM_DEV_MPIC_BASE_ADDR (rw, 64-bit)”…””}”(hj‚  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1j<  hŸh³h Khj~  ubjM  )”}”(hhh]”hÊ)”}”(hŒˆBase address of the 256 KiB MPIC register space.  Must be
naturally aligned.  A value of zero disables the mapping.
Reset value is zero.”h]”hŒˆBase address of the 256 KiB MPIC register space.  Must be
naturally aligned.  A value of zero disables the mapping.
Reset value is zero.”…””}”(hj“  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÉhŸh³h Khj  ubah}”(h]”h ]”h"]”h$]”h&]”uh1jL  hj~  ubeh}”(h]”h ]”h"]”h$]”h&]”uh1j6  hŸh³h Khj{  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j1  hjw  ubah}”(h]”h ]”h"]”h$]”h&]”uh1hÙhŸh³h Khjf  ubeh}”(h]”h ]”h"]”h$]”h&]”uh1jL  hjT  ubeh}”(h]”h ]”h"]”h$]”h&]”uh1j6  hŸh³h KhjQ  ubj7  )”}”(hX  KVM_DEV_MPIC_GRP_REGISTER (rw, 32-bit)
Access an MPIC register, as if the access were made from the guest.
"attr" is the byte offset into the MPIC register space.  Accesses
must be 4-byte aligned.

MSIs may be signaled by using this attribute group to write
to the relevant MSIIR.
”h]”(j=  )”}”(hŒ&KVM_DEV_MPIC_GRP_REGISTER (rw, 32-bit)”h]”hŒ&KVM_DEV_MPIC_GRP_REGISTER (rw, 32-bit)”…””}”(hjÉ  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1j<  hŸh³h KhjÅ  ubjM  )”}”(hhh]”(hÊ)”}”(hŒAccess an MPIC register, as if the access were made from the guest.
"attr" is the byte offset into the MPIC register space.  Accesses
must be 4-byte aligned.”h]”hŒ¡Access an MPIC register, as if the access were made from the guest.
â€œattrâ€ is the byte offset into the MPIC register space.  Accesses
must be 4-byte aligned.”…””}”(hjÚ  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÉhŸh³h Khj×  ubhÊ)”}”(hŒRMSIs may be signaled by using this attribute group to write
to the relevant MSIIR.”h]”hŒRMSIs may be signaled by using this attribute group to write
to the relevant MSIIR.”…””}”(hjè  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÉhŸh³h Khj×  ubeh}”(h]”h ]”h"]”h$]”h&]”uh1jL  hjÅ  ubeh}”(h]”h ]”h"]”h$]”h&]”uh1j6  hŸh³h KhjQ  ubj7  )”}”(hXß  KVM_DEV_MPIC_GRP_IRQ_ACTIVE (rw, 32-bit)
IRQ input line for each standard openpic source.  0 is inactive and 1
is active, regardless of interrupt sense.

For edge-triggered interrupts:  Writing 1 is considered an activating
edge, and writing 0 is ignored.  Reading returns 1 if a previously
signaled edge has not been acknowledged, and 0 otherwise.

"attr" is the IRQ number.  IRQ numbers for standard sources are the
byte offset of the relevant IVPR from EIVPR0, divided by 32.
”h]”(j=  )”}”(hŒ(KVM_DEV_MPIC_GRP_IRQ_ACTIVE (rw, 32-bit)”h]”hŒ(KVM_DEV_MPIC_GRP_IRQ_ACTIVE (rw, 32-bit)”…””}”(hj  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1j<  hŸh³h K*hj  ubjM  )”}”(hhh]”(hÊ)”}”(hŒoIRQ input line for each standard openpic source.  0 is inactive and 1
is active, regardless of interrupt sense.”h]”hŒoIRQ input line for each standard openpic source.  0 is inactive and 1
is active, regardless of interrupt sense.”…””}”(hj  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÉhŸh³h K"hj  ubhÊ)”}”(hŒÂFor edge-triggered interrupts:  Writing 1 is considered an activating
edge, and writing 0 is ignored.  Reading returns 1 if a previously
signaled edge has not been acknowledged, and 0 otherwise.”h]”hŒÂFor edge-triggered interrupts:  Writing 1 is considered an activating
edge, and writing 0 is ignored.  Reading returns 1 if a previously
signaled edge has not been acknowledged, and 0 otherwise.”…””}”(hj%  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÉhŸh³h K%hj  ubhÊ)”}”(hŒ€"attr" is the IRQ number.  IRQ numbers for standard sources are the
byte offset of the relevant IVPR from EIVPR0, divided by 32.”h]”hŒ„â€œattrâ€ is the IRQ number.  IRQ numbers for standard sources are the
byte offset of the relevant IVPR from EIVPR0, divided by 32.”…””}”(hj3  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÉhŸh³h K)hj  ubeh}”(h]”h ]”h"]”h$]”h&]”uh1jL  hj  ubeh}”(h]”h ]”h"]”h$]”h&]”uh1j6  hŸh³h K*hjQ  ubeh}”(h]”h ]”h"]”h$]”h&]”uh1j1  hjN  ubah}”(h]”h ]”h"]”h$]”h&]”uh1jL  hj8  ubeh}”(h]”h ]”h"]”h$]”h&]”uh1j6  hŸh³h K*hj3  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j1  hh¶hžhhŸNh NubhÊ)”}”(hŒIRQ Routing:”h]”hŒIRQ Routing:”…””}”(hje  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÉhŸh³h K,hh¶hžhubhÚ)”}”(hX[  The MPIC emulation supports IRQ routing. Only a single MPIC device can
be instantiated. Once that device has been created, it's available as
irqchip id 0.

This irqchip 0 has 256 interrupt pins, which expose the interrupts in
the main array of interrupt sources (a.k.a. "SRC" interrupts).

The numbering is the same as the MPIC device tree binding -- based on
the register offset from the beginning of the sources array, without
regard to any subdivisions in chip documentation such as "internal"
or "external" interrupts.

Access to non-SRC interrupts is not implemented through IRQ routing mechanisms.”h]”(hÊ)”}”(hŒšThe MPIC emulation supports IRQ routing. Only a single MPIC device can
be instantiated. Once that device has been created, it's available as
irqchip id 0.”h]”hŒœThe MPIC emulation supports IRQ routing. Only a single MPIC device can
be instantiated. Once that device has been created, itâ€™s available as
irqchip id 0.”…””}”(hjw  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÉhŸh³h K.hjs  ubhÊ)”}”(hŒ„This irqchip 0 has 256 interrupt pins, which expose the interrupts in
the main array of interrupt sources (a.k.a. "SRC" interrupts).”h]”hŒˆThis irqchip 0 has 256 interrupt pins, which expose the interrupts in
the main array of interrupt sources (a.k.a. â€œSRCâ€ interrupts).”…””}”(hj…  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÉhŸh³h K2hjs  ubhÊ)”}”(hŒèThe numbering is the same as the MPIC device tree binding -- based on
the register offset from the beginning of the sources array, without
regard to any subdivisions in chip documentation such as "internal"
or "external" interrupts.”h]”hŒðThe numbering is the same as the MPIC device tree binding -- based on
the register offset from the beginning of the sources array, without
regard to any subdivisions in chip documentation such as â€œinternalâ€
or â€œexternalâ€ interrupts.”…””}”(hj“  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÉhŸh³h K5hjs  ubhÊ)”}”(hŒOAccess to non-SRC interrupts is not implemented through IRQ routing mechanisms.”h]”hŒOAccess to non-SRC interrupts is not implemented through IRQ routing mechanisms.”…””}”(hj¡  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÉhŸh³h K:hjs  ubeh}”(h]”h ]”h"]”h$]”h&]”uh1hÙhŸh³h K.hh¶hžhubeh}”(h]”Œmpic-interrupt-controller”ah ]”h"]”Œmpic interrupt controller”ah$]”h&]”uh1h´hhhžhhŸh³h Kubeh}”(h]”h ]”h"]”h$]”h&]”Œsource”h³uh1hŒcurrent_source”NŒcurrent_line”NŒsettings”Œdocutils.frontend”ŒValues”“”)”}”(h¹NŒ	generator”NŒ	datestamp”NŒsource_link”NŒ
source_url”NŒtoc_backlinks”Œentry”Œfootnote_backlinks”KŒsectnum_xform”KŒstrip_comments”NŒstrip_elements_with_classes”NŒstrip_classes”NŒreport_level”KŒ
halt_level”KŒexit_status_level”KŒdebug”NŒwarning_stream”NŒ	traceback”ˆŒinput_encoding”Œ	utf-8-sig”Œinput_encoding_error_handler”Œstrict”Œoutput_encoding”Œutf-8”Œoutput_encoding_error_handler”jà  Œerror_encoding”Œutf-8”Œerror_encoding_error_handler”Œbackslashreplace”Œlanguage_code”Œen”Œrecord_dependencies”NŒconfig”NŒ	id_prefix”hŒauto_id_prefix”Œid”Œdump_settings”NŒdump_internals”NŒdump_transforms”NŒdump_pseudo_xml”NŒexpose_internals”NŒstrict_visitor”NŒ_disable_config”NŒ_source”h³Œ_destination”NŒ_config_files”]”Œ7/var/lib/git/docbuild/linux/Documentation/docutils.conf”aŒfile_insertion_enabled”ˆŒraw_enabled”KŒline_length_limit”M'Œpep_references”NŒpep_base_url”Œhttps://peps.python.org/”Œpep_file_url_template”Œpep-%04d”Œrfc_references”NŒrfc_base_url”Œ&https://datatracker.ietf.org/doc/html/”Œ	tab_width”KŒtrim_footnote_reference_space”‰Œsyntax_highlight”Œlong”Œsmart_quotes”ˆŒsmartquotes_locales”]”Œcharacter_level_inline_markup”‰Œdoctitle_xform”‰Œdocinfo_xform”KŒsectsubtitle_xform”‰Œimage_loading”Œlink”Œembed_stylesheet”‰Œcloak_email_addresses”ˆŒsection_self_link”‰Œenv”NubŒreporter”NŒindirect_targets”]”Œsubstitution_defs”}”Œsubstitution_names”}”Œrefnames”}”Œrefids”}”Œnameids”}”jº  j·  sŒ	nametypes”}”jº  ‰sh}”j·  h¶sŒfootnote_refs”}”Œcitation_refs”}”Œautofootnotes”]”Œautofootnote_refs”]”Œsymbol_footnotes”]”Œsymbol_footnote_refs”]”Œ	footnotes”]”Œ	citations”]”Œautofootnote_start”KŒsymbol_footnote_start”K Œ
id_counter”Œcollections”ŒCounter”“”}”…”R”Œparse_messages”]”Œtransform_messages”]”Œtransformer”NŒinclude_log”]”Œ
decoration”Nhžhub.