sphinx.addnodesdocument)}( rawsourcechildren]( translations LanguagesNode)}(hhh](h pending_xref)}(hhh]docutils.nodesTextChinese (Simplified)}parenthsba attributes}(ids]classes]names]dupnames]backrefs] refdomainstdreftypedoc reftarget6/translations/zh_CN/gpu/amdgpu/display/display-managermodnameN classnameN refexplicitutagnamehhh ubh)}(hhh]hChinese (Traditional)}hh2sbah}(h]h ]h"]h$]h&] refdomainh)reftypeh+ reftarget6/translations/zh_TW/gpu/amdgpu/display/display-managermodnameN classnameN refexplicituh1hhh ubh)}(hhh]hItalian}hhFsbah}(h]h ]h"]h$]h&] refdomainh)reftypeh+ reftarget6/translations/it_IT/gpu/amdgpu/display/display-managermodnameN classnameN refexplicituh1hhh ubh)}(hhh]hJapanese}hhZsbah}(h]h ]h"]h$]h&] refdomainh)reftypeh+ reftarget6/translations/ja_JP/gpu/amdgpu/display/display-managermodnameN classnameN refexplicituh1hhh ubh)}(hhh]hKorean}hhnsbah}(h]h ]h"]h$]h&] refdomainh)reftypeh+ reftarget6/translations/ko_KR/gpu/amdgpu/display/display-managermodnameN classnameN refexplicituh1hhh ubh)}(hhh]hSpanish}hhsbah}(h]h ]h"]h$]h&] refdomainh)reftypeh+ reftarget6/translations/sp_SP/gpu/amdgpu/display/display-managermodnameN classnameN refexplicituh1hhh ubeh}(h]h ]h"]h$]h&]current_languageEnglishuh1h hh _documenthsourceNlineNubhsection)}(hhh](htitle)}(hAMDgpu Display Managerh]hAMDgpu Display Manager}(hhhhhNhNubah}(h]h ]h"]h$]h&]refidid1uh1hhhhhhP/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager.rsthKubhtopic)}(hTable of Contents h](h)}(hTable of Contentsh]hTable of Contents}(hhhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhhhKubh bullet_list)}(hhh]h list_item)}(hhh](h paragraph)}(hhh]h reference)}(hhh]hAMDgpu Display Manager}(hhhhhNhNubah}(h]hah ]h"]h$]h&]refidamdgpu-display-manageruh1hhhubah}(h]h ]h"]h$]h&]uh1hhhubh)}(hhh](h)}(hhh]h)}(hhh]h)}(hhh]h Lifecycle}(hhhhhNhNubah}(h]id2ah ]h"]h$]h&]refid lifecycleuh1hhhubah}(h]h ]h"]h$]h&]uh1hhhubah}(h]h ]h"]h$]h&]uh1hhhubh)}(hhh]h)}(hhh]h)}(hhh]h Interrupts}(hjhhhNhNubah}(h]id3ah ]h"]h$]h&]refid interruptsuh1hhjubah}(h]h ]h"]h$]h&]uh1hhjubah}(h]h ]h"]h$]h&]uh1hhhubh)}(hhh]h)}(hhh]h)}(hhh]hAtomic Implementation}(hj@hhhNhNubah}(h]id4ah ]h"]h$]h&]refidatomic-implementationuh1hhj=ubah}(h]h ]h"]h$]h&]uh1hhj:ubah}(h]h ]h"]h$]h&]uh1hhhubh)}(hhh](h)}(hhh]h)}(hhh]hColor Management Properties}(hjbhhhNhNubah}(h]id5ah ]h"]h$]h&]refidcolor-management-propertiesuh1hhj_ubah}(h]h ]h"]h$]h&]uh1hhj\ubh)}(hhh](h)}(hhh]h)}(hhh]h)}(hhh]hdrm_crtc Properties}(hjhhhNhNubah}(h]id6ah ]h"]h$]h&]refiddrm-crtc-propertiesuh1hhj~ubah}(h]h ]h"]h$]h&]uh1hhj{ubah}(h]h ]h"]h$]h&]uh1hhjxubh)}(hhh]h)}(hhh]h)}(hhh]h)AMD Private Color Management on drm_plane}(hjhhhNhNubah}(h]id7ah ]h"]h$]h&]refid)amd-private-color-management-on-drm-planeuh1hhjubah}(h]h ]h"]h$]h&]uh1hhjubah}(h]h ]h"]h$]h&]uh1hhjxubh)}(hhh]h)}(hhh]h)}(hhh]hAMD plane color pipeline}(hjhhhNhNubah}(h]id8ah ]h"]h$]h&]refidamd-plane-color-pipelineuh1hhjubah}(h]h ]h"]h$]h&]uh1hhjubah}(h]h ]h"]h$]h&]uh1hhjxubh)}(hhh]h)}(hhh]h)}(hhh]h-DC Color Capabilities between DCN generations}(hjhhhNhNubah}(h]id9ah ]h"]h$]h&]refid-dc-color-capabilities-between-dcn-generationsuh1hhjubah}(h]h ]h"]h$]h&]uh1hhjubah}(h]h ]h"]h$]h&]uh1hhjxubeh}(h]h ]h"]h$]h&]uh1hhj\ubeh}(h]h ]h"]h$]h&]uh1hhhubh)}(hhh](h)}(hhh]h)}(hhh]hBlend Mode Properties}(hjhhhNhNubah}(h]id10ah ]h"]h$]h&]refidblend-mode-propertiesuh1hhjubah}(h]h ]h"]h$]h&]uh1hhjubh)}(hhh]h)}(hhh]h)}(hhh]h)}(hhh]hBlend configuration flow}(hj4hhhNhNubah}(h]id11ah ]h"]h$]h&]refidblend-configuration-flowuh1hhj1ubah}(h]h ]h"]h$]h&]uh1hhj.ubah}(h]h ]h"]h$]h&]uh1hhj+ubah}(h]h ]h"]h$]h&]uh1hhjubeh}(h]h ]h"]h$]h&]uh1hhhubeh}(h]h ]h"]h$]h&]uh1hhhubeh}(h]h ]h"]h$]h&]uh1hhhubah}(h]h ]h"]h$]h&]uh1hhhhhhNhNubeh}(h]table-of-contentsah ]contentsah"]table of contentsah$]h&]uh1hhhhKhhhhubh)}(hThe AMDgpu display manager, **amdgpu_dm** (or even simpler, **dm**) sits between DRM and DC. It acts as a liaison, converting DRM requests into DC requests, and DC responses into DRM responses.h](hThe AMDgpu display manager, }(hjwhhhNhNubhstrong)}(h **amdgpu_dm**h]h amdgpu_dm}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjwubh (or even simpler, }(hjwhhhNhNubj)}(h**dm**h]hdm}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjwubh) sits between DRM and DC. It acts as a liaison, converting DRM requests into DC requests, and DC responses into DRM responses.}(hjwhhhNhNubeh}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:8: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chKhhhhubh)}(h_The root control structure is :c:type:`struct amdgpu_display_manager `.h](hThe root control structure is }(hjhhhNhNubh)}(h@:c:type:`struct amdgpu_display_manager `h]hliteral)}(hjh]hstruct amdgpu_display_manager}(hjhhhNhNubah}(h]h ](xrefcc-typeeh"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]refdoc"gpu/amdgpu/display/display-manager refdomainjreftypetype refexplicitrefwarn reftargetamdgpu_display_manageruh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:8: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chKhjubh.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhjhKhhhhubhindex)}(hhh]h}(h]h ]h"]h$]h&]entries](singledm_compressor_info (C struct)c.dm_compressor_infohNtauh1jhhhhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhNubhdesc)}(hhh](hdesc_signature)}(hdm_compressor_infoh]hdesc_signature_line)}(hstruct dm_compressor_infoh](hdesc_sig_keyword)}(hstructh]hstruct}(hj hhhNhNubah}(h]h ]kah"]h$]h&]uh1jhjhhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKubhdesc_sig_space)}(h h]h }(hjhhhNhNubah}(h]h ]wah"]h$]h&]uh1jhjhhhjhKubh desc_name)}(hdm_compressor_infoh]h desc_sig_name)}(hjh]hdm_compressor_info}(hj2hhhNhNubah}(h]h ]nah"]h$]h&]uh1j0hj,ubah}(h]h ](sig-namedescnameeh"]h$]h&] xml:spacepreserveuh1j*hjhhhjhKubeh}(h]h ]h"]h$]h&]jHjI add_permalinkuh1jsphinx_line_type declaratorhjhhhjhKubah}(h]jah ](sig sig-objecteh"]h$]h&] is_multiline _toc_parts) _toc_namehuh1jhjhKhjhhubh desc_content)}(hhh]h)}(h,Buffer info used by frame buffer compressionh]h,Buffer info used by frame buffer compression}(hjchhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKshj`hhubah}(h]h ]h"]h$]h&]uh1j^hjhhhjhKubeh}(h]h ](jstructeh"]h$]h&]domainjobjtypej{desctypej{noindex noindexentrynocontentsentryuh1jhhhhhjhNubh container)}(h**Definition**:: struct dm_compressor_info { void *cpu_addr; struct amdgpu_bo *bo_ptr; uint64_t gpu_addr; }; **Members** ``cpu_addr`` MMIO cpu addr ``bo_ptr`` Pointer to the buffer object ``gpu_addr`` MMIO gpu addrh](h)}(h**Definition**::h](j)}(h**Definition**h]h Definition}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh:}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKwhjubh literal_block)}(hgstruct dm_compressor_info { void *cpu_addr; struct amdgpu_bo *bo_ptr; uint64_t gpu_addr; };h]hgstruct dm_compressor_info { void *cpu_addr; struct amdgpu_bo *bo_ptr; uint64_t gpu_addr; };}hjsbah}(h]h ]h"]h$]h&]jHjIuh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKyhjubh)}(h **Members**h]j)}(hjh]hMembers}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubhdefinition_list)}(hhh](hdefinition_list_item)}(h``cpu_addr`` MMIO cpu addr h](hterm)}(h ``cpu_addr``h]j)}(hjh]hcpu_addr}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKuhjubh definition)}(hhh]h)}(h MMIO cpu addrh]h MMIO cpu addr}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhKuhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhKuhjubj)}(h(``bo_ptr`` Pointer to the buffer object h](j)}(h ``bo_ptr``h]j)}(hjh]hbo_ptr}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKvhjubj)}(hhh]h)}(hPointer to the buffer objecth]hPointer to the buffer object}(hj4hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj0hKvhj1ubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhj0hKvhjubj)}(h``gpu_addr`` MMIO gpu addrh](j)}(h ``gpu_addr``h]j)}(hjTh]hgpu_addr}(hjVhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjRubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKvhjNubj)}(hhh]h)}(h MMIO gpu addrh]h MMIO gpu addr}(hjmhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKwhjjubah}(h]h ]h"]h$]h&]uh1jhjNubeh}(h]h ]h"]h$]h&]uh1jhjihKvhjubeh}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ] kernelindentah"]h$]h&]uh1jhhhhhjhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jdmub_hpd_work (C struct)c.dmub_hpd_workhNtauh1jhhhhhjhNubj)}(hhh](j)}(h dmub_hpd_workh]j)}(hstruct dmub_hpd_workh](j)}(hj h]hstruct}(hjhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjhhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhK}ubj)}(h h]h }(hjhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjhhhjhK}ubj+)}(h dmub_hpd_workh]j1)}(hjh]h dmub_hpd_work}(hjhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjhhhjhK}ubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjhhhjhK}ubah}(h]jah ](jVjWeh"]h$]h&]j[j\)j]huh1jhjhK}hjhhubj_)}(hhh]h)}(h5Handle time consuming work in low priority outbox IRQh]h5Handle time consuming work in low priority outbox IRQ}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjhhubah}(h]h ]h"]h$]h&]uh1j^hjhhhjhK}ubeh}(h]h ](jstructeh"]h$]h&]jjjjjjjjjuh1jhhhhhjhNubj)}(hXc**Definition**:: struct dmub_hpd_work { struct work_struct handle_hpd_work; struct dmub_notification *dmub_notify; struct amdgpu_device *adev; }; **Members** ``handle_hpd_work`` Work to be executed in a separate thread to handle hpd_low_irq ``dmub_notify`` notification for callback function ``adev`` amdgpu_device pointerh](h)}(h**Definition**::h](j)}(h**Definition**h]h Definition}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh:}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj ubj)}(hstruct dmub_hpd_work { struct work_struct handle_hpd_work; struct dmub_notification *dmub_notify; struct amdgpu_device *adev; };h]hstruct dmub_hpd_work { struct work_struct handle_hpd_work; struct dmub_notification *dmub_notify; struct amdgpu_device *adev; };}hj-sbah}(h]h ]h"]h$]h&]jHjIuh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj ubh)}(h **Members**h]j)}(hj>h]hMembers}(hj@hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj<ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj ubj)}(hhh](j)}(hS``handle_hpd_work`` Work to be executed in a separate thread to handle hpd_low_irq h](j)}(h``handle_hpd_work``h]j)}(hj]h]hhandle_hpd_work}(hj_hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj[ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjWubj)}(hhh]h)}(h>Work to be executed in a separate thread to handle hpd_low_irqh]h>Work to be executed in a separate thread to handle hpd_low_irq}(hjvhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjrhKhjsubah}(h]h ]h"]h$]h&]uh1jhjWubeh}(h]h ]h"]h$]h&]uh1jhjrhKhjTubj)}(h3``dmub_notify`` notification for callback function h](j)}(h``dmub_notify``h]j)}(hjh]h dmub_notify}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubj)}(hhh]h)}(h"notification for callback functionh]h"notification for callback function}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhKhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhKhjTubj)}(h``adev`` amdgpu_device pointerh](j)}(h``adev``h]j)}(hjh]hadev}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubj)}(hhh]h)}(hamdgpu_device pointerh]hamdgpu_device pointer}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhKhjTubeh}(h]h ]h"]h$]h&]uh1jhj ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhhhhhjhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jvblank_control_work (C struct)c.vblank_control_workhNtauh1jhhhhhjhNubj)}(hhh](j)}(hvblank_control_workh]j)}(hstruct vblank_control_workh](j)}(hj h]hstruct}(hj)hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj%hhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKubj)}(h h]h }(hj7hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj%hhhj6hKubj+)}(hvblank_control_workh]j1)}(hj#h]hvblank_control_work}(hjIhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjEubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj%hhhj6hKubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj!hhhj6hKubah}(h]jah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj6hKhjhhubj_)}(hhh]h)}(hWork data for vblank controlh]hWork data for vblank control}(hjkhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjhhhubah}(h]h ]h"]h$]h&]uh1j^hjhhhj6hKubeh}(h]h ](jstructeh"]h$]h&]jjjjjjjjjuh1jhhhhhjhNubj)}(hX**Definition**:: struct vblank_control_work { struct work_struct work; struct amdgpu_display_manager *dm; struct amdgpu_crtc *acrtc; struct dc_stream_state *stream; bool enable; }; **Members** ``work`` Kernel work data for the work event ``dm`` amdgpu display manager device ``acrtc`` amdgpu CRTC instance for which the event has occurred ``stream`` DC stream for which the event has occurred ``enable`` true if enabling vblankh](h)}(h**Definition**::h](j)}(h**Definition**h]h Definition}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh:}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubj)}(hstruct vblank_control_work { struct work_struct work; struct amdgpu_display_manager *dm; struct amdgpu_crtc *acrtc; struct dc_stream_state *stream; bool enable; };h]hstruct vblank_control_work { struct work_struct work; struct amdgpu_display_manager *dm; struct amdgpu_crtc *acrtc; struct dc_stream_state *stream; bool enable; };}hjsbah}(h]h ]h"]h$]h&]jHjIuh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubh)}(h **Members**h]j)}(hjh]hMembers}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubj)}(hhh](j)}(h-``work`` Kernel work data for the work event h](j)}(h``work``h]j)}(hjh]hwork}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubj)}(hhh]h)}(h#Kernel work data for the work eventh]h#Kernel work data for the work event}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhKhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhKhjubj)}(h%``dm`` amdgpu display manager device h](j)}(h``dm``h]j)}(hjh]hdm}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj ubj)}(hhh]h)}(hamdgpu display manager deviceh]hamdgpu display manager device}(hj*hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj&hKhj'ubah}(h]h ]h"]h$]h&]uh1jhj ubeh}(h]h ]h"]h$]h&]uh1jhj&hKhjubj)}(h@``acrtc`` amdgpu CRTC instance for which the event has occurred h](j)}(h ``acrtc``h]j)}(hjJh]hacrtc}(hjLhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjHubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjDubj)}(hhh]h)}(h5amdgpu CRTC instance for which the event has occurredh]h5amdgpu CRTC instance for which the event has occurred}(hjchhhNhNubah}(h]h ]h"]h$]h&]uh1hhj_hKhj`ubah}(h]h ]h"]h$]h&]uh1jhjDubeh}(h]h ]h"]h$]h&]uh1jhj_hKhjubj)}(h6``stream`` DC stream for which the event has occurred h](j)}(h ``stream``h]j)}(hjh]hstream}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj}ubj)}(hhh]h)}(h*DC stream for which the event has occurredh]h*DC stream for which the event has occurred}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhKhjubah}(h]h ]h"]h$]h&]uh1jhj}ubeh}(h]h ]h"]h$]h&]uh1jhjhKhjubj)}(h"``enable`` true if enabling vblankh](j)}(h ``enable``h]j)}(hjh]henable}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubj)}(hhh]h)}(htrue if enabling vblankh]htrue if enabling vblank}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhKhjubeh}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ] kernelindentah"]h$]h&]uh1jhhhhhjhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jidle_workqueue (C struct)c.idle_workqueuehNtauh1jhhhhhjhNubj)}(hhh](j)}(hidle_workqueueh]j)}(hstruct idle_workqueueh](j)}(hj h]hstruct}(hjhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjhhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKubj)}(h h]h }(hj$hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjhhhj#hKubj+)}(hidle_workqueueh]j1)}(hjh]hidle_workqueue}(hj6hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj2ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjhhhj#hKubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjhhhj#hKubah}(h]j ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj#hKhj hhubj_)}(hhh]h)}(h%Work data for periodic action in idleh]h%Work data for periodic action in idle}(hjXhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjUhhubah}(h]h ]h"]h$]h&]uh1j^hj hhhj#hKubeh}(h]h ](jstructeh"]h$]h&]jjjjpjjpjjjuh1jhhhhhjhNubj)}(hX_**Definition**:: struct idle_workqueue { struct work_struct work; struct amdgpu_display_manager *dm; bool enable; bool running; }; **Members** ``work`` Kernel work data for the work event ``dm`` amdgpu display manager device ``enable`` true if idle worker is enabled ``running`` true if idle worker is runningh](h)}(h**Definition**::h](j)}(h**Definition**h]h Definition}(hj|hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjxubh:}(hjxhhhNhNubeh}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjtubj)}(hstruct idle_workqueue { struct work_struct work; struct amdgpu_display_manager *dm; bool enable; bool running; };h]hstruct idle_workqueue { struct work_struct work; struct amdgpu_display_manager *dm; bool enable; bool running; };}hjsbah}(h]h ]h"]h$]h&]jHjIuh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjtubh)}(h **Members**h]j)}(hjh]hMembers}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjtubj)}(hhh](j)}(h-``work`` Kernel work data for the work event h](j)}(h``work``h]j)}(hjh]hwork}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubj)}(hhh]h)}(h#Kernel work data for the work eventh]h#Kernel work data for the work event}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhKhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhKhjubj)}(h%``dm`` amdgpu display manager device h](j)}(h``dm``h]j)}(hjh]hdm}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubj)}(hhh]h)}(hamdgpu display manager deviceh]hamdgpu display manager device}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj hKhj ubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhj hKhjubj)}(h*``enable`` true if idle worker is enabled h](j)}(h ``enable``h]j)}(hj7 h]henable}(hj9 hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj5 ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj1 ubj)}(hhh]h)}(htrue if idle worker is enabledh]htrue if idle worker is enabled}(hjP hhhNhNubah}(h]h ]h"]h$]h&]uh1hhjL hKhjM ubah}(h]h ]h"]h$]h&]uh1jhj1 ubeh}(h]h ]h"]h$]h&]uh1jhjL hKhjubj)}(h*``running`` true if idle worker is runningh](j)}(h ``running``h]j)}(hjp h]hrunning}(hjr hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjn ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjj ubj)}(hhh]h)}(htrue if idle worker is runningh]htrue if idle worker is running}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj ubah}(h]h ]h"]h$]h&]uh1jhjj ubeh}(h]h ]h"]h$]h&]uh1jhj hKhjubeh}(h]h ]h"]h$]h&]uh1jhjtubeh}(h]h ] kernelindentah"]h$]h&]uh1jhhhhhjhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jvupdate_offload_work (C struct)c.vupdate_offload_workhNtauh1jhhhhhjhNubj)}(hhh](j)}(hvupdate_offload_workh]j)}(hstruct vupdate_offload_workh](j)}(hj h]hstruct}(hj hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj hhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKubj)}(h h]h }(hj hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj hhhj hKubj+)}(hvupdate_offload_workh]j1)}(hj h]hvupdate_offload_work}(hj hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj hhhj hKubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj hhhj hKubah}(h]j ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj hKhj hhubj_)}(hhh]h)}(h2Work data for offloading task from vupdate handlerh]h2Work data for offloading task from vupdate handler}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj hhubah}(h]h ]h"]h$]h&]uh1j^hj hhhj hKubeh}(h]h ](jstructeh"]h$]h&]jjjj$ jj$ jjjuh1jhhhhhjhNubj)}(hX**Definition**:: struct vupdate_offload_work { struct work_struct work; struct amdgpu_device *adev; struct dc_stream_state *stream; struct dc_crtc_timing_adjust *adjust; }; **Members** ``work`` Kernel work data for the work event ``adev`` amdgpu_device back pointer ``stream`` DC stream associated with the crtc ``adjust`` DC CRTC timing adjust to be applied to the crtch](h)}(h**Definition**::h](j)}(h**Definition**h]h Definition}(hj0 hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj, ubh:}(hj, hhhNhNubeh}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj( ubj)}(hstruct vupdate_offload_work { struct work_struct work; struct amdgpu_device *adev; struct dc_stream_state *stream; struct dc_crtc_timing_adjust *adjust; };h]hstruct vupdate_offload_work { struct work_struct work; struct amdgpu_device *adev; struct dc_stream_state *stream; struct dc_crtc_timing_adjust *adjust; };}hjI sbah}(h]h ]h"]h$]h&]jHjIuh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj( ubh)}(h **Members**h]j)}(hjZ h]hMembers}(hj\ hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjX ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj( ubj)}(hhh](j)}(h-``work`` Kernel work data for the work event h](j)}(h``work``h]j)}(hjy h]hwork}(hj{ hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjw ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjs ubj)}(hhh]h)}(h#Kernel work data for the work eventh]h#Kernel work data for the work event}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj hKhj ubah}(h]h ]h"]h$]h&]uh1jhjs ubeh}(h]h ]h"]h$]h&]uh1jhj hKhjp ubj)}(h$``adev`` amdgpu_device back pointer h](j)}(h``adev``h]j)}(hj h]hadev}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj ubj)}(hhh]h)}(hamdgpu_device back pointerh]hamdgpu_device back pointer}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj hKhj ubah}(h]h ]h"]h$]h&]uh1jhj ubeh}(h]h ]h"]h$]h&]uh1jhj hKhjp ubj)}(h.``stream`` DC stream associated with the crtc h](j)}(h ``stream``h]j)}(hj h]hstream}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj ubj)}(hhh]h)}(h"DC stream associated with the crtch]h"DC stream associated with the crtc}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj hKhj ubah}(h]h ]h"]h$]h&]uh1jhj ubeh}(h]h ]h"]h$]h&]uh1jhj hKhjp ubj)}(h:``adjust`` DC CRTC timing adjust to be applied to the crtch](j)}(h ``adjust``h]j)}(hj$ h]hadjust}(hj& hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj" ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj ubj)}(hhh]h)}(h/DC CRTC timing adjust to be applied to the crtch]h/DC CRTC timing adjust to be applied to the crtc}(hj= hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj: ubah}(h]h ]h"]h$]h&]uh1jhj ubeh}(h]h ]h"]h$]h&]uh1jhj9 hKhjp ubeh}(h]h ]h"]h$]h&]uh1jhj( ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhhhhhjhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j#amdgpu_dm_luminance_data (C struct)c.amdgpu_dm_luminance_datahNtauh1jhhhhhjhNubj)}(hhh](j)}(hamdgpu_dm_luminance_datah]j)}(hstruct amdgpu_dm_luminance_datah](j)}(hj h]hstruct}(hj~ hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjz hhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKubj)}(h h]h }(hj hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjz hhhj hKubj+)}(hamdgpu_dm_luminance_datah]j1)}(hjx h]hamdgpu_dm_luminance_data}(hj hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjz hhhj hKubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjv hhhj hKubah}(h]jq ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj hKhjs hhubj_)}(hhh]h)}(hCustom luminance datah]hCustom luminance data}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj hhubah}(h]h ]h"]h$]h&]uh1j^hjs hhhj hKubeh}(h]h ](jstructeh"]h$]h&]jjjj jj jjjuh1jhhhhhjhNubj)}(h**Definition**:: struct amdgpu_dm_luminance_data { u8 luminance; u8 input_signal; }; **Members** ``luminance`` Luminance in percent ``input_signal`` Input signal in range 0-255h](h)}(h**Definition**::h](j)}(h**Definition**h]h Definition}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj ubh:}(hj hhhNhNubeh}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj ubj)}(hKstruct amdgpu_dm_luminance_data { u8 luminance; u8 input_signal; };h]hKstruct amdgpu_dm_luminance_data { u8 luminance; u8 input_signal; };}hj sbah}(h]h ]h"]h$]h&]jHjIuh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj ubh)}(h **Members**h]j)}(hj h]hMembers}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj ubj)}(hhh](j)}(h#``luminance`` Luminance in percent h](j)}(h ``luminance``h]j)}(hj- h]h luminance}(hj/ hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj+ ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj' ubj)}(hhh]h)}(hLuminance in percenth]hLuminance in percent}(hjF hhhNhNubah}(h]h ]h"]h$]h&]uh1hhjB hKhjC ubah}(h]h ]h"]h$]h&]uh1jhj' ubeh}(h]h ]h"]h$]h&]uh1jhjB hKhj$ ubj)}(h,``input_signal`` Input signal in range 0-255h](j)}(h``input_signal``h]j)}(hjf h]h input_signal}(hjh hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjd ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj` ubj)}(hhh]h)}(hInput signal in range 0-255h]hInput signal in range 0-255}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj| ubah}(h]h ]h"]h$]h&]uh1jhj` ubeh}(h]h ]h"]h$]h&]uh1jhj{ hKhj$ ubeh}(h]h ]h"]h$]h&]uh1jhj ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhhhhhjhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j#amdgpu_dm_backlight_caps (C struct)c.amdgpu_dm_backlight_capshNtauh1jhhhhhjhNubj)}(hhh](j)}(hamdgpu_dm_backlight_capsh]j)}(hstruct amdgpu_dm_backlight_capsh](j)}(hj h]hstruct}(hj hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj hhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKubj)}(h h]h }(hj hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj hhhj hKubj+)}(hamdgpu_dm_backlight_capsh]j1)}(hj h]hamdgpu_dm_backlight_caps}(hj hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj hhhj hKubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj hhhj hKubah}(h]j ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj hKhj hhubj_)}(hhh]h)}(hInformation about backlighth]hInformation about backlight}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj hhubah}(h]h ]h"]h$]h&]uh1j^hj hhhj hKubeh}(h]h ](jstructeh"]h$]h&]jjjj jj jjjuh1jhhhhhjhNubj)}(hX,**Definition**:: struct amdgpu_dm_backlight_caps { union dpcd_sink_ext_caps *ext_caps; u32 aux_min_input_signal; u32 aux_max_input_signal; int min_input_signal; int max_input_signal; bool caps_valid; bool aux_support; u32 brightness_mask; u8 ac_level; u8 dc_level; u8 data_points; struct amdgpu_dm_luminance_data luminance_data[MAX_LUMINANCE_DATA_POINTS]; }; **Members** ``ext_caps`` Keep the data struct with all the information about the display support for HDR. ``aux_min_input_signal`` Min brightness value supported by the display ``aux_max_input_signal`` Max brightness value supported by the display in nits. ``min_input_signal`` minimum possible input in range 0-255. ``max_input_signal`` maximum possible input in range 0-255. ``caps_valid`` true if these values are from the ACPI interface. ``aux_support`` Describes if the display supports AUX backlight. ``brightness_mask`` After deriving brightness, OR it with this mask. Workaround for panels with issues with certain brightness values. ``ac_level`` the default brightness if booted on AC ``dc_level`` the default brightness if booted on DC ``data_points`` the number of custom luminance data points ``luminance_data`` custom luminance datah](h)}(h**Definition**::h](j)}(h**Definition**h]h Definition}(hj& hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj" ubh:}(hj" hhhNhNubeh}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj ubj)}(hXstruct amdgpu_dm_backlight_caps { union dpcd_sink_ext_caps *ext_caps; u32 aux_min_input_signal; u32 aux_max_input_signal; int min_input_signal; int max_input_signal; bool caps_valid; bool aux_support; u32 brightness_mask; u8 ac_level; u8 dc_level; u8 data_points; struct amdgpu_dm_luminance_data luminance_data[MAX_LUMINANCE_DATA_POINTS]; };h]hXstruct amdgpu_dm_backlight_caps { union dpcd_sink_ext_caps *ext_caps; u32 aux_min_input_signal; u32 aux_max_input_signal; int min_input_signal; int max_input_signal; bool caps_valid; bool aux_support; u32 brightness_mask; u8 ac_level; u8 dc_level; u8 data_points; struct amdgpu_dm_luminance_data luminance_data[MAX_LUMINANCE_DATA_POINTS]; };}hj? sbah}(h]h ]h"]h$]h&]jHjIuh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj ubh)}(h **Members**h]j)}(hjP h]hMembers}(hjR hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjN ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj ubj)}(hhh](j)}(h^``ext_caps`` Keep the data struct with all the information about the display support for HDR. h](j)}(h ``ext_caps``h]j)}(hjo h]hext_caps}(hjq hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjm ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhji ubj)}(hhh]h)}(hPKeep the data struct with all the information about the display support for HDR.h]hPKeep the data struct with all the information about the display support for HDR.}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj ubah}(h]h ]h"]h$]h&]uh1jhji ubeh}(h]h ]h"]h$]h&]uh1jhj hKhjf ubj)}(hG``aux_min_input_signal`` Min brightness value supported by the display h](j)}(h``aux_min_input_signal``h]j)}(hj h]haux_min_input_signal}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj ubj)}(hhh]h)}(h-Min brightness value supported by the displayh]h-Min brightness value supported by the display}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj hKhj ubah}(h]h ]h"]h$]h&]uh1jhj ubeh}(h]h ]h"]h$]h&]uh1jhj hKhjf ubj)}(hP``aux_max_input_signal`` Max brightness value supported by the display in nits. h](j)}(h``aux_max_input_signal``h]j)}(hj h]haux_max_input_signal}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj ubj)}(hhh]h)}(h6Max brightness value supported by the display in nits.h]h6Max brightness value supported by the display in nits.}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj ubah}(h]h ]h"]h$]h&]uh1jhj ubeh}(h]h ]h"]h$]h&]uh1jhj hKhjf ubj)}(h<``min_input_signal`` minimum possible input in range 0-255. h](j)}(h``min_input_signal``h]j)}(hjh]hmin_input_signal}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubj)}(hhh]h)}(h&minimum possible input in range 0-255.h]h&minimum possible input in range 0-255.}(hj5hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj1hKhj2ubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhj1hKhjf ubj)}(h<``max_input_signal`` maximum possible input in range 0-255. h](j)}(h``max_input_signal``h]j)}(hjUh]hmax_input_signal}(hjWhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjSubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjOubj)}(hhh]h)}(h&maximum possible input in range 0-255.h]h&maximum possible input in range 0-255.}(hjnhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjjhKhjkubah}(h]h ]h"]h$]h&]uh1jhjOubeh}(h]h ]h"]h$]h&]uh1jhjjhKhjf ubj)}(hA``caps_valid`` true if these values are from the ACPI interface. h](j)}(h``caps_valid``h]j)}(hjh]h caps_valid}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubj)}(hhh]h)}(h1true if these values are from the ACPI interface.h]h1true if these values are from the ACPI interface.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhKhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhKhjf ubj)}(hA``aux_support`` Describes if the display supports AUX backlight. h](j)}(h``aux_support``h]j)}(hjh]h aux_support}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubj)}(hhh]h)}(h0Describes if the display supports AUX backlight.h]h0Describes if the display supports AUX backlight.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhKhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhKhjf ubj)}(h``brightness_mask`` After deriving brightness, OR it with this mask. Workaround for panels with issues with certain brightness values. h](j)}(h``brightness_mask``h]j)}(hjh]hbrightness_mask}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubj)}(hhh]h)}(hrAfter deriving brightness, OR it with this mask. Workaround for panels with issues with certain brightness values.h]hrAfter deriving brightness, OR it with this mask. Workaround for panels with issues with certain brightness values.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhKhjf ubj)}(h4``ac_level`` the default brightness if booted on AC h](j)}(h ``ac_level``h]j)}(hj:h]hac_level}(hj<hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj8ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhj4ubj)}(hhh]h)}(h&the default brightness if booted on ACh]h&the default brightness if booted on AC}(hjShhhNhNubah}(h]h ]h"]h$]h&]uh1hhjOhKhjPubah}(h]h ]h"]h$]h&]uh1jhj4ubeh}(h]h ]h"]h$]h&]uh1jhjOhKhjf ubj)}(h4``dc_level`` the default brightness if booted on DC h](j)}(h ``dc_level``h]j)}(hjsh]hdc_level}(hjuhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjqubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjmubj)}(hhh]h)}(h&the default brightness if booted on DCh]h&the default brightness if booted on DC}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhKhjubah}(h]h ]h"]h$]h&]uh1jhjmubeh}(h]h ]h"]h$]h&]uh1jhjhKhjf ubj)}(h;``data_points`` the number of custom luminance data points h](j)}(h``data_points``h]j)}(hjh]h data_points}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubj)}(hhh]h)}(h*the number of custom luminance data pointsh]h*the number of custom luminance data points}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhKhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhKhjf ubj)}(h(``luminance_data`` custom luminance datah](j)}(h``luminance_data``h]j)}(hjh]hluminance_data}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubj)}(hhh]h)}(hcustom luminance datah]hcustom luminance data}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhKhjf ubeh}(h]h ]h"]h$]h&]uh1jhj ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhhhhhjhNubh)}(h**Description**h]j)}(hj(h]h Description}(hj*hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj&ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhhhhubh)}(h3Describe the backlight support for ACPI or eDP AUX.h]h3Describe the backlight support for ACPI or eDP AUX.}(hj>hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKhhhhubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jdal_allocation (C struct)c.dal_allocationhNtauh1jhhhhhjhNubj)}(hhh](j)}(hdal_allocationh]j)}(hstruct dal_allocationh](j)}(hj h]hstruct}(hjfhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjbhhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhKubj)}(h h]h }(hjthhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjbhhhjshKubj+)}(hdal_allocationh]j1)}(hj`h]hdal_allocation}(hjhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjbhhhjshKubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj^hhhjshKubah}(h]jYah ](jVjWeh"]h$]h&]j[j\)j]huh1jhjshKhj[hhubj_)}(hhh]h)}(h-Tracks mapped FB memory for SMU communicationh]h-Tracks mapped FB memory for SMU communication}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjhhubah}(h]h ]h"]h$]h&]uh1j^hj[hhhjshKubeh}(h]h ](jstructeh"]h$]h&]jjjjjjjjjuh1jhhhhhjhNubj)}(hXX**Definition**:: struct dal_allocation { struct list_head list; struct amdgpu_bo *bo; void *cpu_ptr; u64 gpu_addr; }; **Members** ``list`` list of dal allocations ``bo`` GPU buffer object ``cpu_ptr`` CPU virtual address of the GPU buffer object ``gpu_addr`` GPU virtual address of the GPU buffer objecth](h)}(h**Definition**::h](j)}(h**Definition**h]h Definition}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh:}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(htstruct dal_allocation { struct list_head list; struct amdgpu_bo *bo; void *cpu_ptr; u64 gpu_addr; };h]htstruct dal_allocation { struct list_head list; struct amdgpu_bo *bo; void *cpu_ptr; u64 gpu_addr; };}hjsbah}(h]h ]h"]h$]h&]jHjIuh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubh)}(h **Members**h]j)}(hjh]hMembers}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh](j)}(h!``list`` list of dal allocations h](j)}(h``list``h]j)}(hjh]hlist}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh]h)}(hlist of dal allocationsh]hlist of dal allocations}(hj.hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj*hMhj+ubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhj*hMhj ubj)}(h``bo`` GPU buffer object h](j)}(h``bo``h]j)}(hjNh]hbo}(hjPhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjLubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjHubj)}(hhh]h)}(hGPU buffer objecth]hGPU buffer object}(hjghhhNhNubah}(h]h ]h"]h$]h&]uh1hhjchMhjdubah}(h]h ]h"]h$]h&]uh1jhjHubeh}(h]h ]h"]h$]h&]uh1jhjchMhj ubj)}(h9``cpu_ptr`` CPU virtual address of the GPU buffer object h](j)}(h ``cpu_ptr``h]j)}(hjh]hcpu_ptr}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh]h)}(h,CPU virtual address of the GPU buffer objecth]h,CPU virtual address of the GPU buffer object}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMhj ubj)}(h9``gpu_addr`` GPU virtual address of the GPU buffer objecth](j)}(h ``gpu_addr``h]j)}(hjh]hgpu_addr}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh]h)}(h,GPU virtual address of the GPU buffer objecth]h,GPU virtual address of the GPU buffer object}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMhj ubeh}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ] kernelindentah"]h$]h&]uh1jhhhhhjhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j(hpd_rx_irq_offload_work_queue (C struct)c.hpd_rx_irq_offload_work_queuehNtauh1jhhhhhjhNubj)}(hhh](j)}(hhpd_rx_irq_offload_work_queueh]j)}(h$struct hpd_rx_irq_offload_work_queueh](j)}(hj h]hstruct}(hjhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjhhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM ubj)}(h h]h }(hj(hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjhhhj'hM ubj+)}(hhpd_rx_irq_offload_work_queueh]j1)}(hjh]hhpd_rx_irq_offload_work_queue}(hj:hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj6ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjhhhj'hM ubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjhhhj'hM ubah}(h]j ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj'hM hjhhubj_)}(hhh]h)}(h,Work queue to handle hpd_rx_irq offload workh]h,Work queue to handle hpd_rx_irq offload work}(hj\hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjYhhubah}(h]h ]h"]h$]h&]uh1j^hjhhhj'hM ubeh}(h]h ](jstructeh"]h$]h&]jjjjtjjtjjjuh1jhhhhhjhNubj)}(hX**Definition**:: struct hpd_rx_irq_offload_work_queue { struct workqueue_struct *wq; spinlock_t offload_lock; bool is_handling_link_loss; bool is_handling_mst_msg_rdy_event; struct amdgpu_dm_connector *aconnector; }; **Members** ``wq`` workqueue structure to queue offload work. ``offload_lock`` To protect fields of offload work queue. ``is_handling_link_loss`` Used to prevent inserting link loss event when we're handling link loss ``is_handling_mst_msg_rdy_event`` Used to prevent inserting mst message ready event when we're already handling mst message ready event ``aconnector`` The aconnector that this work queue is attached toh](h)}(h**Definition**::h](j)}(h**Definition**h]h Definition}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj|ubh:}(hj|hhhNhNubeh}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjxubj)}(hstruct hpd_rx_irq_offload_work_queue { struct workqueue_struct *wq; spinlock_t offload_lock; bool is_handling_link_loss; bool is_handling_mst_msg_rdy_event; struct amdgpu_dm_connector *aconnector; };h]hstruct hpd_rx_irq_offload_work_queue { struct workqueue_struct *wq; spinlock_t offload_lock; bool is_handling_link_loss; bool is_handling_mst_msg_rdy_event; struct amdgpu_dm_connector *aconnector; };}hjsbah}(h]h ]h"]h$]h&]jHjIuh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjxubh)}(h **Members**h]j)}(hjh]hMembers}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjxubj)}(hhh](j)}(h2``wq`` workqueue structure to queue offload work. h](j)}(h``wq``h]j)}(hjh]hwq}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh]h)}(h*workqueue structure to queue offload work.h]h*workqueue structure to queue offload work.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMhjubj)}(h:``offload_lock`` To protect fields of offload work queue. h](j)}(h``offload_lock``h]j)}(hjh]h offload_lock}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh]h)}(h(To protect fields of offload work queue.h]h(To protect fields of offload work queue.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMhjubj)}(hb``is_handling_link_loss`` Used to prevent inserting link loss event when we're handling link loss h](j)}(h``is_handling_link_loss``h]j)}(hj;h]his_handling_link_loss}(hj=hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj9ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj5ubj)}(hhh]h)}(hGUsed to prevent inserting link loss event when we're handling link lossh]hIUsed to prevent inserting link loss event when we’re handling link loss}(hjThhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjQubah}(h]h ]h"]h$]h&]uh1jhj5ubeh}(h]h ]h"]h$]h&]uh1jhjPhMhjubj)}(h``is_handling_mst_msg_rdy_event`` Used to prevent inserting mst message ready event when we're already handling mst message ready event h](j)}(h!``is_handling_mst_msg_rdy_event``h]j)}(hjuh]his_handling_mst_msg_rdy_event}(hjwhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjsubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM#hjoubj)}(hhh]h)}(heUsed to prevent inserting mst message ready event when we're already handling mst message ready eventh]hgUsed to prevent inserting mst message ready event when we’re already handling mst message ready event}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM"hjubah}(h]h ]h"]h$]h&]uh1jhjoubeh}(h]h ]h"]h$]h&]uh1jhjhM#hjubj)}(hA``aconnector`` The aconnector that this work queue is attached toh](j)}(h``aconnector``h]j)}(hjh]h aconnector}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM&hjubj)}(hhh]h)}(h2The aconnector that this work queue is attached toh]h2The aconnector that this work queue is attached to}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM'hjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhM&hjubeh}(h]h ]h"]h$]h&]uh1jhjxubeh}(h]h ] kernelindentah"]h$]h&]uh1jhhhhhjhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j"hpd_rx_irq_offload_work (C struct)c.hpd_rx_irq_offload_workhNtauh1jhhhhhjhNubj)}(hhh](j)}(hhpd_rx_irq_offload_workh]j)}(hstruct hpd_rx_irq_offload_workh](j)}(hj h]hstruct}(hj hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjhhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM-ubj)}(h h]h }(hjhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjhhhjhM-ubj+)}(hhpd_rx_irq_offload_workh]j1)}(hjh]hhpd_rx_irq_offload_work}(hj)hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj%ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjhhhjhM-ubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjhhhjhM-ubah}(h]jah ](jVjWeh"]h$]h&]j[j\)j]huh1jhjhM-hjhhubj_)}(hhh]h)}(h!hpd_rx_irq offload work structureh]h!hpd_rx_irq offload work structure}(hjKhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM,hjHhhubah}(h]h ]h"]h$]h&]uh1j^hjhhhjhM-ubeh}(h]h ](jstructeh"]h$]h&]jjjjcjjcjjjuh1jhhhhhjhNubj)}(hX**Definition**:: struct hpd_rx_irq_offload_work { struct work_struct work; union hpd_irq_data data; struct hpd_rx_irq_offload_work_queue *offload_wq; struct amdgpu_device *adev; }; **Members** ``work`` offload work ``data`` reference irq data which is used while handling offload work ``offload_wq`` offload work queue that this work is queued to ``adev`` amdgpu_device pointerh](h)}(h**Definition**::h](j)}(h**Definition**h]h Definition}(hjohhhNhNubah}(h]h ]h"]h$]h&]uh1jhjkubh:}(hjkhhhNhNubeh}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM0hjgubj)}(hstruct hpd_rx_irq_offload_work { struct work_struct work; union hpd_irq_data data; struct hpd_rx_irq_offload_work_queue *offload_wq; struct amdgpu_device *adev; };h]hstruct hpd_rx_irq_offload_work { struct work_struct work; union hpd_irq_data data; struct hpd_rx_irq_offload_work_queue *offload_wq; struct amdgpu_device *adev; };}hjsbah}(h]h ]h"]h$]h&]jHjIuh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM2hjgubh)}(h **Members**h]j)}(hjh]hMembers}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM9hjgubj)}(hhh](j)}(h``work`` offload work h](j)}(h``work``h]j)}(hjh]hwork}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM1hjubj)}(hhh]h)}(h offload workh]h offload work}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhM1hjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhM1hjubj)}(hF``data`` reference irq data which is used while handling offload work h](j)}(h``data``h]j)}(hjh]hdata}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM5hjubj)}(hhh]h)}(h``offload_wq`` offload work queue that this work is queued to h](j)}(h``offload_wq``h]j)}(hj*h]h offload_wq}(hj,hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj(ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM9hj$ubj)}(hhh]h)}(h.offload work queue that this work is queued toh]h.offload work queue that this work is queued to}(hjChhhNhNubah}(h]h ]h"]h$]h&]uh1hhj?hM9hj@ubah}(h]h ]h"]h$]h&]uh1jhj$ubeh}(h]h ]h"]h$]h&]uh1jhj?hM9hjubj)}(h``adev`` amdgpu_device pointerh](j)}(h``adev``h]j)}(hjch]hadev}(hjehhhNhNubah}(h]h ]h"]h$]h&]uh1jhjaubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM<hj]ubj)}(hhh]h)}(hamdgpu_device pointerh]hamdgpu_device pointer}(hj|hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM=hjyubah}(h]h ]h"]h$]h&]uh1jhj]ubeh}(h]h ]h"]h$]h&]uh1jhjxhM<hjubeh}(h]h ]h"]h$]h&]uh1jhjgubeh}(h]h ] kernelindentah"]h$]h&]uh1jhhhhhjhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j!amdgpu_display_manager (C struct)c.amdgpu_display_managerhNtauh1jhhhhhjhNubj)}(hhh](j)}(hamdgpu_display_managerh]j)}(hstruct amdgpu_display_managerh](j)}(hj h]hstruct}(hjhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjhhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMCubj)}(h h]h }(hjhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjhhhjhMCubj+)}(hamdgpu_display_managerh]j1)}(hjh]hamdgpu_display_manager}(hjhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjhhhjhMCubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjhhhjhMCubah}(h]jah ](jVjWeh"]h$]h&]j[j\)j]huh1jhjhMChjhhubj_)}(hhh]h)}(h%Central amdgpu display manager deviceh]h%Central amdgpu display manager device}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMBhjhhubah}(h]h ]h"]h$]h&]uh1j^hjhhhjhMCubeh}(h]h ](jstructeh"]h$]h&]jjjjjjjjjuh1jhhhhhjhNubj)}(hX**Definition**:: struct amdgpu_display_manager { struct dc *dc; struct dmub_srv *dmub_srv; struct dmub_notification *dmub_notify; dmub_notify_interrupt_callback_t dmub_callback[AMDGPU_DMUB_NOTIFICATION_MAX]; bool dmub_thread_offload[AMDGPU_DMUB_NOTIFICATION_MAX]; struct dmub_srv_fb_info *dmub_fb_info; const struct firmware *dmub_fw; struct amdgpu_bo *dmub_bo; u64 dmub_bo_gpu_addr; void *dmub_bo_cpu_addr; uint32_t dmcub_fw_version; uint32_t fw_inst_size; struct cgs_device *cgs_device; struct amdgpu_device *adev; struct drm_device *ddev; u16 display_indexes_num; struct drm_private_obj atomic_obj; struct mutex dc_lock; struct mutex audio_lock; struct drm_audio_component *audio_component; bool audio_registered; struct list_head irq_handler_list_low_tab[DAL_IRQ_SOURCES_NUMBER]; struct list_head irq_handler_list_high_tab[DAL_IRQ_SOURCES_NUMBER]; struct common_irq_params pflip_params[DC_IRQ_SOURCE_PFLIP_LAST - DC_IRQ_SOURCE_PFLIP_FIRST + 1]; struct common_irq_params vblank_params[DC_IRQ_SOURCE_VBLANK6 - DC_IRQ_SOURCE_VBLANK1 + 1]; struct common_irq_params vline0_params[DC_IRQ_SOURCE_DC6_VLINE0 - DC_IRQ_SOURCE_DC1_VLINE0 + 1]; struct common_irq_params vupdate_params[DC_IRQ_SOURCE_VUPDATE6 - DC_IRQ_SOURCE_VUPDATE1 + 1]; struct common_irq_params dmub_trace_params[1]; struct common_irq_params dmub_outbox_params[1]; spinlock_t irq_handler_list_table_lock; struct backlight_device *backlight_dev[AMDGPU_DM_MAX_NUM_EDP]; const struct dc_link *backlight_link[AMDGPU_DM_MAX_NUM_EDP]; uint8_t num_of_edps; struct amdgpu_dm_backlight_caps backlight_caps[AMDGPU_DM_MAX_NUM_EDP]; struct mod_freesync *freesync_module; struct hdcp_workqueue *hdcp_workqueue; struct workqueue_struct *vblank_control_workqueue; struct idle_workqueue *idle_workqueue; struct drm_atomic_state *cached_state; struct dc_state *cached_dc_state; struct dm_compressor_info compressor; const struct firmware *fw_dmcu; uint32_t dmcu_fw_version; const struct gpu_info_soc_bounding_box_v1_0 *soc_bounding_box; uint32_t active_vblank_irq_count; #if defined(CONFIG_DRM_AMD_SECURE_DISPLAY); struct secure_display_context secure_display_ctx; #endif; struct hpd_rx_irq_offload_work_queue *hpd_rx_offload_wq; struct amdgpu_encoder mst_encoders[AMDGPU_DM_MAX_CRTC]; bool force_timing_sync; bool disable_hpd_irq; bool dmcub_trace_event_en; struct list_head da_list; struct completion dmub_aux_transfer_done; struct workqueue_struct *delayed_hpd_wq; u32 brightness[AMDGPU_DM_MAX_NUM_EDP]; u32 actual_brightness[AMDGPU_DM_MAX_NUM_EDP]; bool aux_hpd_discon_quirk; bool edp0_on_dp1_quirk; struct mutex dpia_aux_lock; void *bb_from_dmub; struct amdgpu_i2c_adapter *oem_i2c; struct fused_io_sync { struct completion replied; char reply_data[0x40]; } fused_io[8]; }; **Members** ``dc`` Display Core control structure ``dmub_srv`` DMUB service, used for controlling the DMUB on hardware that supports it. The pointer to the dmub_srv will be NULL on hardware that does not support it. ``dmub_notify`` Notification from DMUB. ``dmub_callback`` Callback functions to handle notification from DMUB. ``dmub_thread_offload`` Flag to indicate if callback is offload. ``dmub_fb_info`` Framebuffer regions for the DMUB. ``dmub_fw`` DMUB firmware, required on hardware that has DMUB support. ``dmub_bo`` Buffer object for the DMUB. ``dmub_bo_gpu_addr`` GPU virtual address for the DMUB buffer object. ``dmub_bo_cpu_addr`` CPU address for the DMUB buffer object. ``dmcub_fw_version`` DMCUB firmware version. ``fw_inst_size`` Size of the firmware instruction buffer. ``cgs_device`` The Common Graphics Services device. It provides an interface for accessing registers. ``adev`` AMDGPU base driver structure ``ddev`` DRM base driver structure ``display_indexes_num`` Max number of display streams supported ``atomic_obj`` In combination with :c:type:`dm_atomic_state` it helps manage global atomic state that doesn't map cleanly into existing drm resources, like :c:type:`dc_context`. ``dc_lock`` Guards access to DC functions that can issue register write sequences. ``audio_lock`` Guards access to audio instance changes. ``audio_component`` Used to notify ELD changes to sound driver. ``audio_registered`` True if the audio component has been registered successfully, false otherwise. ``irq_handler_list_low_tab`` Low priority IRQ handler table. It is a n*m table consisting of n IRQ sources, and m handlers per IRQ source. Low priority IRQ handlers are deferred to a workqueue to be processed. Hence, they can sleep. Note that handlers are called in the same order as they were registered (FIFO). ``irq_handler_list_high_tab`` High priority IRQ handler table. It is a n*m table, same as :c:type:`irq_handler_list_low_tab`. However, handlers in this table are not deferred and are called immediately. ``pflip_params`` Page flip IRQ parameters, passed to registered handlers when triggered. ``vblank_params`` Vertical blanking IRQ parameters, passed to registered handlers when triggered. ``vline0_params`` OTG vertical interrupt0 IRQ parameters, passed to registered handlers when triggered. ``vupdate_params`` Vertical update IRQ parameters, passed to registered handlers when triggered. ``dmub_trace_params`` DMUB trace event IRQ parameters, passed to registered handlers when triggered. ``dmub_outbox_params`` DMUB Outbox parameters ``irq_handler_list_table_lock`` Synchronizes access to IRQ tables ``backlight_dev`` Backlight control device ``backlight_link`` Link on which to control backlight ``num_of_edps`` number of backlight eDPs ``backlight_caps`` Capabilities of the backlight device ``freesync_module`` Module handling freesync calculations ``hdcp_workqueue`` AMDGPU content protection queue ``vblank_control_workqueue`` Deferred work for vblank control events. ``idle_workqueue`` Periodic work for idle events. ``cached_state`` Caches device atomic state for suspend/resume ``cached_dc_state`` Cached state of content streams ``compressor`` Frame buffer compression buffer. See :c:type:`struct dm_compressor_info ` ``fw_dmcu`` Reference to DMCU firmware ``dmcu_fw_version`` Version of the DMCU firmware ``soc_bounding_box`` gpu_info FW provided soc bounding box struct or 0 if not available in FW ``active_vblank_irq_count`` number of currently active vblank irqs ``secure_display_ctx`` Store secure display relevant info. e.g. the ROI information , the work_struct to command dmub, etc. ``hpd_rx_offload_wq`` Work queue to offload works of hpd_rx_irq ``mst_encoders`` fake encoders used for DP MST. ``force_timing_sync`` set via debugfs. When set, indicates that all connected displays will be forced to synchronize. ``disable_hpd_irq`` disables all HPD and HPD RX interrupt handling in the driver when true ``dmcub_trace_event_en`` enable dmcub trace events ``da_list`` DAL fb memory allocation list, for communication with SMU. ``dmub_aux_transfer_done`` struct completion used to indicate when DMUB transfers are done ``delayed_hpd_wq`` work queue used to delay DMUB HPD work ``brightness`` cached backlight values. ``actual_brightness`` last successfully applied backlight values. ``aux_hpd_discon_quirk`` quirk for hpd discon while aux is on-going. occurred on certain intel platform ``edp0_on_dp1_quirk`` quirk for platforms that put edp0 on DP1. ``dpia_aux_lock`` Guards access to DPIA AUX ``bb_from_dmub`` Bounding box data read from dmub during early initialization for DCN4+ Data is stored as a byte array that should be casted to the appropriate bb struct ``oem_i2c`` OEM i2c bus ``fused_io`` dmub fused io interfaceh](h)}(h**Definition**::h](j)}(h**Definition**h]h Definition}(hj#hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh:}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMFhjubj)}(hX struct amdgpu_display_manager { struct dc *dc; struct dmub_srv *dmub_srv; struct dmub_notification *dmub_notify; dmub_notify_interrupt_callback_t dmub_callback[AMDGPU_DMUB_NOTIFICATION_MAX]; bool dmub_thread_offload[AMDGPU_DMUB_NOTIFICATION_MAX]; struct dmub_srv_fb_info *dmub_fb_info; const struct firmware *dmub_fw; struct amdgpu_bo *dmub_bo; u64 dmub_bo_gpu_addr; void *dmub_bo_cpu_addr; uint32_t dmcub_fw_version; uint32_t fw_inst_size; struct cgs_device *cgs_device; struct amdgpu_device *adev; struct drm_device *ddev; u16 display_indexes_num; struct drm_private_obj atomic_obj; struct mutex dc_lock; struct mutex audio_lock; struct drm_audio_component *audio_component; bool audio_registered; struct list_head irq_handler_list_low_tab[DAL_IRQ_SOURCES_NUMBER]; struct list_head irq_handler_list_high_tab[DAL_IRQ_SOURCES_NUMBER]; struct common_irq_params pflip_params[DC_IRQ_SOURCE_PFLIP_LAST - DC_IRQ_SOURCE_PFLIP_FIRST + 1]; struct common_irq_params vblank_params[DC_IRQ_SOURCE_VBLANK6 - DC_IRQ_SOURCE_VBLANK1 + 1]; struct common_irq_params vline0_params[DC_IRQ_SOURCE_DC6_VLINE0 - DC_IRQ_SOURCE_DC1_VLINE0 + 1]; struct common_irq_params vupdate_params[DC_IRQ_SOURCE_VUPDATE6 - DC_IRQ_SOURCE_VUPDATE1 + 1]; struct common_irq_params dmub_trace_params[1]; struct common_irq_params dmub_outbox_params[1]; spinlock_t irq_handler_list_table_lock; struct backlight_device *backlight_dev[AMDGPU_DM_MAX_NUM_EDP]; const struct dc_link *backlight_link[AMDGPU_DM_MAX_NUM_EDP]; uint8_t num_of_edps; struct amdgpu_dm_backlight_caps backlight_caps[AMDGPU_DM_MAX_NUM_EDP]; struct mod_freesync *freesync_module; struct hdcp_workqueue *hdcp_workqueue; struct workqueue_struct *vblank_control_workqueue; struct idle_workqueue *idle_workqueue; struct drm_atomic_state *cached_state; struct dc_state *cached_dc_state; struct dm_compressor_info compressor; const struct firmware *fw_dmcu; uint32_t dmcu_fw_version; const struct gpu_info_soc_bounding_box_v1_0 *soc_bounding_box; uint32_t active_vblank_irq_count; #if defined(CONFIG_DRM_AMD_SECURE_DISPLAY); struct secure_display_context secure_display_ctx; #endif; struct hpd_rx_irq_offload_work_queue *hpd_rx_offload_wq; struct amdgpu_encoder mst_encoders[AMDGPU_DM_MAX_CRTC]; bool force_timing_sync; bool disable_hpd_irq; bool dmcub_trace_event_en; struct list_head da_list; struct completion dmub_aux_transfer_done; struct workqueue_struct *delayed_hpd_wq; u32 brightness[AMDGPU_DM_MAX_NUM_EDP]; u32 actual_brightness[AMDGPU_DM_MAX_NUM_EDP]; bool aux_hpd_discon_quirk; bool edp0_on_dp1_quirk; struct mutex dpia_aux_lock; void *bb_from_dmub; struct amdgpu_i2c_adapter *oem_i2c; struct fused_io_sync { struct completion replied; char reply_data[0x40]; } fused_io[8]; };h]hX struct amdgpu_display_manager { struct dc *dc; struct dmub_srv *dmub_srv; struct dmub_notification *dmub_notify; dmub_notify_interrupt_callback_t dmub_callback[AMDGPU_DMUB_NOTIFICATION_MAX]; bool dmub_thread_offload[AMDGPU_DMUB_NOTIFICATION_MAX]; struct dmub_srv_fb_info *dmub_fb_info; const struct firmware *dmub_fw; struct amdgpu_bo *dmub_bo; u64 dmub_bo_gpu_addr; void *dmub_bo_cpu_addr; uint32_t dmcub_fw_version; uint32_t fw_inst_size; struct cgs_device *cgs_device; struct amdgpu_device *adev; struct drm_device *ddev; u16 display_indexes_num; struct drm_private_obj atomic_obj; struct mutex dc_lock; struct mutex audio_lock; struct drm_audio_component *audio_component; bool audio_registered; struct list_head irq_handler_list_low_tab[DAL_IRQ_SOURCES_NUMBER]; struct list_head irq_handler_list_high_tab[DAL_IRQ_SOURCES_NUMBER]; struct common_irq_params pflip_params[DC_IRQ_SOURCE_PFLIP_LAST - DC_IRQ_SOURCE_PFLIP_FIRST + 1]; struct common_irq_params vblank_params[DC_IRQ_SOURCE_VBLANK6 - DC_IRQ_SOURCE_VBLANK1 + 1]; struct common_irq_params vline0_params[DC_IRQ_SOURCE_DC6_VLINE0 - DC_IRQ_SOURCE_DC1_VLINE0 + 1]; struct common_irq_params vupdate_params[DC_IRQ_SOURCE_VUPDATE6 - DC_IRQ_SOURCE_VUPDATE1 + 1]; struct common_irq_params dmub_trace_params[1]; struct common_irq_params dmub_outbox_params[1]; spinlock_t irq_handler_list_table_lock; struct backlight_device *backlight_dev[AMDGPU_DM_MAX_NUM_EDP]; const struct dc_link *backlight_link[AMDGPU_DM_MAX_NUM_EDP]; uint8_t num_of_edps; struct amdgpu_dm_backlight_caps backlight_caps[AMDGPU_DM_MAX_NUM_EDP]; struct mod_freesync *freesync_module; struct hdcp_workqueue *hdcp_workqueue; struct workqueue_struct *vblank_control_workqueue; struct idle_workqueue *idle_workqueue; struct drm_atomic_state *cached_state; struct dc_state *cached_dc_state; struct dm_compressor_info compressor; const struct firmware *fw_dmcu; uint32_t dmcu_fw_version; const struct gpu_info_soc_bounding_box_v1_0 *soc_bounding_box; uint32_t active_vblank_irq_count; #if defined(CONFIG_DRM_AMD_SECURE_DISPLAY); struct secure_display_context secure_display_ctx; #endif; struct hpd_rx_irq_offload_work_queue *hpd_rx_offload_wq; struct amdgpu_encoder mst_encoders[AMDGPU_DM_MAX_CRTC]; bool force_timing_sync; bool disable_hpd_irq; bool dmcub_trace_event_en; struct list_head da_list; struct completion dmub_aux_transfer_done; struct workqueue_struct *delayed_hpd_wq; u32 brightness[AMDGPU_DM_MAX_NUM_EDP]; u32 actual_brightness[AMDGPU_DM_MAX_NUM_EDP]; bool aux_hpd_discon_quirk; bool edp0_on_dp1_quirk; struct mutex dpia_aux_lock; void *bb_from_dmub; struct amdgpu_i2c_adapter *oem_i2c; struct fused_io_sync { struct completion replied; char reply_data[0x40]; } fused_io[8]; };}hj<sbah}(h]h ]h"]h$]h&]jHjIuh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMHhjubh)}(h **Members**h]j)}(hjMh]hMembers}(hjOhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjKubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh](j)}(h&``dc`` Display Core control structure h](j)}(h``dc``h]j)}(hjlh]hdc}(hjnhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMEhjfubj)}(hhh]h)}(hDisplay Core control structureh]hDisplay Core control structure}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMEhjubah}(h]h ]h"]h$]h&]uh1jhjfubeh}(h]h ]h"]h$]h&]uh1jhjhMEhjcubj)}(h``dmub_srv`` DMUB service, used for controlling the DMUB on hardware that supports it. The pointer to the dmub_srv will be NULL on hardware that does not support it. h](j)}(h ``dmub_srv``h]j)}(hjh]hdmub_srv}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMghjubj)}(hhh]h)}(hDMUB service, used for controlling the DMUB on hardware that supports it. The pointer to the dmub_srv will be NULL on hardware that does not support it.h]hDMUB service, used for controlling the DMUB on hardware that supports it. The pointer to the dmub_srv will be NULL on hardware that does not support it.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMehjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMghjcubj)}(h(``dmub_notify`` Notification from DMUB. h](j)}(h``dmub_notify``h]j)}(hjh]h dmub_notify}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMnhjubj)}(hhh]h)}(hNotification from DMUB.h]hNotification from DMUB.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMnhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMnhjcubj)}(hG``dmub_callback`` Callback functions to handle notification from DMUB. h](j)}(h``dmub_callback``h]j)}(hjh]h dmub_callback}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMvhjubj)}(hhh]h)}(h4Callback functions to handle notification from DMUB.h]h4Callback functions to handle notification from DMUB.}(hj1hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj-hMvhj.ubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhj-hMvhjcubj)}(hA``dmub_thread_offload`` Flag to indicate if callback is offload. h](j)}(h``dmub_thread_offload``h]j)}(hjQh]hdmub_thread_offload}(hjShhhNhNubah}(h]h ]h"]h$]h&]uh1jhjOubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM~hjKubj)}(hhh]h)}(h(Flag to indicate if callback is offload.h]h(Flag to indicate if callback is offload.}(hjjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjfhM~hjgubah}(h]h ]h"]h$]h&]uh1jhjKubeh}(h]h ]h"]h$]h&]uh1jhjfhM~hjcubj)}(h3``dmub_fb_info`` Framebuffer regions for the DMUB. h](j)}(h``dmub_fb_info``h]j)}(hjh]h dmub_fb_info}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh]h)}(h!Framebuffer regions for the DMUB.h]h!Framebuffer regions for the DMUB.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMhjcubj)}(hG``dmub_fw`` DMUB firmware, required on hardware that has DMUB support. h](j)}(h ``dmub_fw``h]j)}(hjh]hdmub_fw}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh]h)}(h:DMUB firmware, required on hardware that has DMUB support.h]h:DMUB firmware, required on hardware that has DMUB support.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMhjcubj)}(h(``dmub_bo`` Buffer object for the DMUB. h](j)}(h ``dmub_bo``h]j)}(hjh]hdmub_bo}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh]h)}(hBuffer object for the DMUB.h]hBuffer object for the DMUB.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMhjcubj)}(hE``dmub_bo_gpu_addr`` GPU virtual address for the DMUB buffer object. h](j)}(h``dmub_bo_gpu_addr``h]j)}(hj5h]hdmub_bo_gpu_addr}(hj7hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj3ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj/ubj)}(hhh]h)}(h/GPU virtual address for the DMUB buffer object.h]h/GPU virtual address for the DMUB buffer object.}(hjNhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjJhMhjKubah}(h]h ]h"]h$]h&]uh1jhj/ubeh}(h]h ]h"]h$]h&]uh1jhjJhMhjcubj)}(h=``dmub_bo_cpu_addr`` CPU address for the DMUB buffer object. h](j)}(h``dmub_bo_cpu_addr``h]j)}(hjnh]hdmub_bo_cpu_addr}(hjphhhNhNubah}(h]h ]h"]h$]h&]uh1jhjlubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjhubj)}(hhh]h)}(h'CPU address for the DMUB buffer object.h]h'CPU address for the DMUB buffer object.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMhjubah}(h]h ]h"]h$]h&]uh1jhjhubeh}(h]h ]h"]h$]h&]uh1jhjhMhjcubj)}(h-``dmcub_fw_version`` DMCUB firmware version. h](j)}(h``dmcub_fw_version``h]j)}(hjh]hdmcub_fw_version}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh]h)}(hDMCUB firmware version.h]hDMCUB firmware version.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMhjcubj)}(h:``fw_inst_size`` Size of the firmware instruction buffer. h](j)}(h``fw_inst_size``h]j)}(hjh]h fw_inst_size}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh]h)}(h(Size of the firmware instruction buffer.h]h(Size of the firmware instruction buffer.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMhjcubj)}(hf``cgs_device`` The Common Graphics Services device. It provides an interface for accessing registers. h](j)}(h``cgs_device``h]j)}(hjh]h cgs_device}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh]h)}(hVThe Common Graphics Services device. It provides an interface for accessing registers.h]hVThe Common Graphics Services device. It provides an interface for accessing registers.}(hj2hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj/ubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhj.hMhjcubj)}(h&``adev`` AMDGPU base driver structure h](j)}(h``adev``h]j)}(hjSh]hadev}(hjUhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjQubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMFhjMubj)}(hhh]h)}(hAMDGPU base driver structureh]hAMDGPU base driver structure}(hjlhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhhMFhjiubah}(h]h ]h"]h$]h&]uh1jhjMubeh}(h]h ]h"]h$]h&]uh1jhjhhMFhjcubj)}(h#``ddev`` DRM base driver structure h](j)}(h``ddev``h]j)}(hjh]hddev}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMGhjubj)}(hhh]h)}(hDRM base driver structureh]hDRM base driver structure}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMGhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMGhjcubj)}(h@``display_indexes_num`` Max number of display streams supported h](j)}(h``display_indexes_num``h]j)}(hjh]hdisplay_indexes_num}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMHhjubj)}(hhh]h)}(h'Max number of display streams supportedh]h'Max number of display streams supported}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMHhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMHhjcubj)}(h``atomic_obj`` In combination with :c:type:`dm_atomic_state` it helps manage global atomic state that doesn't map cleanly into existing drm resources, like :c:type:`dc_context`. h](j)}(h``atomic_obj``h]j)}(hjh]h atomic_obj}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh]h)}(hIn combination with :c:type:`dm_atomic_state` it helps manage global atomic state that doesn't map cleanly into existing drm resources, like :c:type:`dc_context`.h](hIn combination with }(hjhhhNhNubh)}(h:c:type:`dm_atomic_state`h]j)}(hj!h]hdm_atomic_state}(hj#hhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarn c:parent_keysphinx.domains.c LookupKey)}data]sbjdm_atomic_stateuh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubhb it helps manage global atomic state that doesn’t map cleanly into existing drm resources, like }(hjhhhNhNubh)}(h:c:type:`dc_context`h]j)}(hjMh]h dc_context}(hjOhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjKubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAj dc_contextuh1hhjFhMhjubh.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhjFhMhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMhjcubj)}(hS``dc_lock`` Guards access to DC functions that can issue register write sequences. h](j)}(h ``dc_lock``h]j)}(hjh]hdc_lock}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh]h)}(hFGuards access to DC functions that can issue register write sequences.h]hFGuards access to DC functions that can issue register write sequences.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMhjcubj)}(h8``audio_lock`` Guards access to audio instance changes. h](j)}(h``audio_lock``h]j)}(hjh]h audio_lock}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh]h)}(h(Guards access to audio instance changes.h]h(Guards access to audio instance changes.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMhjcubj)}(h@``audio_component`` Used to notify ELD changes to sound driver. h](j)}(h``audio_component``h]j)}(hjh]haudio_component}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh]h)}(h+Used to notify ELD changes to sound driver.h]h+Used to notify ELD changes to sound driver.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMhjcubj)}(hd``audio_registered`` True if the audio component has been registered successfully, false otherwise. h](j)}(h``audio_registered``h]j)}(hj2h]haudio_registered}(hj4hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj0ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj,ubj)}(hhh]h)}(hNTrue if the audio component has been registered successfully, false otherwise.h]hNTrue if the audio component has been registered successfully, false otherwise.}(hjKhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjHubah}(h]h ]h"]h$]h&]uh1jhj,ubeh}(h]h ]h"]h$]h&]uh1jhjGhMhjcubj)}(hX;``irq_handler_list_low_tab`` Low priority IRQ handler table. It is a n*m table consisting of n IRQ sources, and m handlers per IRQ source. Low priority IRQ handlers are deferred to a workqueue to be processed. Hence, they can sleep. Note that handlers are called in the same order as they were registered (FIFO). h](j)}(h``irq_handler_list_low_tab``h]j)}(hjlh]hirq_handler_list_low_tab}(hjnhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjfubj)}(hhh](h)}(hLow priority IRQ handler table.h]hLow priority IRQ handler table.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubh)}(hIt is a n*m table consisting of n IRQ sources, and m handlers per IRQ source. Low priority IRQ handlers are deferred to a workqueue to be processed. Hence, they can sleep.h]hIt is a n*m table consisting of n IRQ sources, and m handlers per IRQ source. Low priority IRQ handlers are deferred to a workqueue to be processed. Hence, they can sleep.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubh)}(hONote that handlers are called in the same order as they were registered (FIFO).h]hONote that handlers are called in the same order as they were registered (FIFO).}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubeh}(h]h ]h"]h$]h&]uh1jhjfubeh}(h]h ]h"]h$]h&]uh1jhjhMhjcubj)}(h``irq_handler_list_high_tab`` High priority IRQ handler table. It is a n*m table, same as :c:type:`irq_handler_list_low_tab`. However, handlers in this table are not deferred and are called immediately. h](j)}(h``irq_handler_list_high_tab``h]j)}(hjh]hirq_handler_list_high_tab}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh](h)}(h High priority IRQ handler table.h]h High priority IRQ handler table.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubh)}(hIt is a n*m table, same as :c:type:`irq_handler_list_low_tab`. However, handlers in this table are not deferred and are called immediately.h](hIt is a n*m table, same as }(hjhhhNhNubh)}(h":c:type:`irq_handler_list_low_tab`h]j)}(hjh]hirq_handler_list_low_tab}(hjhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjirq_handler_list_low_tabuh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubhN. However, handlers in this table are not deferred and are called immediately.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhjhMhjubeh}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMhjcubj)}(hY``pflip_params`` Page flip IRQ parameters, passed to registered handlers when triggered. h](j)}(h``pflip_params``h]j)}(hj0h]h pflip_params}(hj2hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj.ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj*ubj)}(hhh]h)}(hGPage flip IRQ parameters, passed to registered handlers when triggered.h]hGPage flip IRQ parameters, passed to registered handlers when triggered.}(hjIhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjFubah}(h]h ]h"]h$]h&]uh1jhj*ubeh}(h]h ]h"]h$]h&]uh1jhjEhMhjcubj)}(hb``vblank_params`` Vertical blanking IRQ parameters, passed to registered handlers when triggered. h](j)}(h``vblank_params``h]j)}(hjjh]h vblank_params}(hjlhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjhubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM hjdubj)}(hhh]h)}(hOVertical blanking IRQ parameters, passed to registered handlers when triggered.h]hOVertical blanking IRQ parameters, passed to registered handlers when triggered.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM hjubah}(h]h ]h"]h$]h&]uh1jhjdubeh}(h]h ]h"]h$]h&]uh1jhjhM hjcubj)}(hh``vline0_params`` OTG vertical interrupt0 IRQ parameters, passed to registered handlers when triggered. h](j)}(h``vline0_params``h]j)}(hjh]h vline0_params}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh]h)}(hUOTG vertical interrupt0 IRQ parameters, passed to registered handlers when triggered.h]hUOTG vertical interrupt0 IRQ parameters, passed to registered handlers when triggered.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMhjcubj)}(ha``vupdate_params`` Vertical update IRQ parameters, passed to registered handlers when triggered. h](j)}(h``vupdate_params``h]j)}(hjh]hvupdate_params}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubj)}(hhh]h)}(hMVertical update IRQ parameters, passed to registered handlers when triggered.h]hMVertical update IRQ parameters, passed to registered handlers when triggered.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMhjcubj)}(he``dmub_trace_params`` DMUB trace event IRQ parameters, passed to registered handlers when triggered. h](j)}(h``dmub_trace_params``h]j)}(hjh]hdmub_trace_params}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM'hjubj)}(hhh]h)}(hNDMUB trace event IRQ parameters, passed to registered handlers when triggered.h]hNDMUB trace event IRQ parameters, passed to registered handlers when triggered.}(hj1hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM&hj.ubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhj-hM'hjcubj)}(h.``dmub_outbox_params`` DMUB Outbox parameters h](j)}(h``dmub_outbox_params``h]j)}(hjRh]hdmub_outbox_params}(hjThhhNhNubah}(h]h ]h"]h$]h&]uh1jhjPubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMXhjLubj)}(hhh]h)}(hDMUB Outbox parametersh]hDMUB Outbox parameters}(hjkhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjghMXhjhubah}(h]h ]h"]h$]h&]uh1jhjLubeh}(h]h ]h"]h$]h&]uh1jhjghMXhjcubj)}(hB``irq_handler_list_table_lock`` Synchronizes access to IRQ tables h](j)}(h``irq_handler_list_table_lock``h]j)}(hjh]hirq_handler_list_table_lock}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMIhjubj)}(hhh]h)}(h!Synchronizes access to IRQ tablesh]h!Synchronizes access to IRQ tables}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMIhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMIhjcubj)}(h+``backlight_dev`` Backlight control device h](j)}(h``backlight_dev``h]j)}(hjh]h backlight_dev}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMJhjubj)}(hhh]h)}(hBacklight control deviceh]hBacklight control device}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMJhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMJhjcubj)}(h6``backlight_link`` Link on which to control backlight h](j)}(h``backlight_link``h]j)}(hjh]hbacklight_link}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMKhjubj)}(hhh]h)}(h"Link on which to control backlighth]h"Link on which to control backlight}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMKhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMKhjcubj)}(h)``num_of_edps`` number of backlight eDPs h](j)}(h``num_of_edps``h]j)}(hj6h]h num_of_edps}(hj8hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj4ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMYhj0ubj)}(hhh]h)}(hnumber of backlight eDPsh]hnumber of backlight eDPs}(hjOhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjKhMYhjLubah}(h]h ]h"]h$]h&]uh1jhj0ubeh}(h]h ]h"]h$]h&]uh1jhjKhMYhjcubj)}(h8``backlight_caps`` Capabilities of the backlight device h](j)}(h``backlight_caps``h]j)}(hjoh]hbacklight_caps}(hjqhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjmubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMLhjiubj)}(hhh]h)}(h$Capabilities of the backlight deviceh]h$Capabilities of the backlight device}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMLhjubah}(h]h ]h"]h$]h&]uh1jhjiubeh}(h]h ]h"]h$]h&]uh1jhjhMLhjcubj)}(h:``freesync_module`` Module handling freesync calculations h](j)}(h``freesync_module``h]j)}(hjh]hfreesync_module}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMMhjubj)}(hhh]h)}(h%Module handling freesync calculationsh]h%Module handling freesync calculations}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMMhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMMhjcubj)}(h3``hdcp_workqueue`` AMDGPU content protection queue h](j)}(h``hdcp_workqueue``h]j)}(hjh]hhdcp_workqueue}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMNhjubj)}(hhh]h)}(hAMDGPU content protection queueh]hAMDGPU content protection queue}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMNhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMNhjcubj)}(hF``vblank_control_workqueue`` Deferred work for vblank control events. h](j)}(h``vblank_control_workqueue``h]j)}(hjh]hvblank_control_workqueue}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM?hjubj)}(hhh]h)}(h(Deferred work for vblank control events.h]h(Deferred work for vblank control events.}(hj3hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj/hM?hj0ubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhj/hM?hjcubj)}(h2``idle_workqueue`` Periodic work for idle events. h](j)}(h``idle_workqueue``h]j)}(hjSh]hidle_workqueue}(hjUhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjQubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMFhjMubj)}(hhh]h)}(hPeriodic work for idle events.h]hPeriodic work for idle events.}(hjlhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhhMFhjiubah}(h]h ]h"]h$]h&]uh1jhjMubeh}(h]h ]h"]h$]h&]uh1jhjhhMFhjcubj)}(h?``cached_state`` Caches device atomic state for suspend/resume h](j)}(h``cached_state``h]j)}(hjh]h cached_state}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMRhjubj)}(hhh]h)}(h-Caches device atomic state for suspend/resumeh]h-Caches device atomic state for suspend/resume}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMRhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMRhjcubj)}(h4``cached_dc_state`` Cached state of content streams h](j)}(h``cached_dc_state``h]j)}(hjh]hcached_dc_state}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMShjubj)}(hhh]h)}(hCached state of content streamsh]hCached state of content streams}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMShjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMShjcubj)}(hm``compressor`` Frame buffer compression buffer. See :c:type:`struct dm_compressor_info ` h](j)}(h``compressor``h]j)}(hjh]h compressor}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMThjubj)}(hhh]h)}(h]Frame buffer compression buffer. See :c:type:`struct dm_compressor_info `h](h%Frame buffer compression buffer. See }(hj hhhNhNubh)}(h8:c:type:`struct dm_compressor_info `h]j)}(hj! h]hstruct dm_compressor_info}(hj# hhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhj ubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjdm_compressor_infouh1hhj hMThj ubeh}(h]h ]h"]h$]h&]uh1hhj hMThj ubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhj hMThjcubj)}(h'``fw_dmcu`` Reference to DMCU firmware h](j)}(h ``fw_dmcu``h]j)}(hjV h]hfw_dmcu}(hjX hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjT ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMOhjP ubj)}(hhh]h)}(hReference to DMCU firmwareh]hReference to DMCU firmware}(hjo hhhNhNubah}(h]h ]h"]h$]h&]uh1hhjk hMOhjl ubah}(h]h ]h"]h$]h&]uh1jhjP ubeh}(h]h ]h"]h$]h&]uh1jhjk hMOhjcubj)}(h1``dmcu_fw_version`` Version of the DMCU firmware h](j)}(h``dmcu_fw_version``h]j)}(hj h]hdmcu_fw_version}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMPhj ubj)}(hhh]h)}(hVersion of the DMCU firmwareh]hVersion of the DMCU firmware}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj hMPhj ubah}(h]h ]h"]h$]h&]uh1jhj ubeh}(h]h ]h"]h$]h&]uh1jhj hMPhjcubj)}(h^``soc_bounding_box`` gpu_info FW provided soc bounding box struct or 0 if not available in FW h](j)}(h``soc_bounding_box``h]j)}(hj h]hsoc_bounding_box}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMUhj ubj)}(hhh]h)}(hHgpu_info FW provided soc bounding box struct or 0 if not available in FWh]hHgpu_info FW provided soc bounding box struct or 0 if not available in FW}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMThj ubah}(h]h ]h"]h$]h&]uh1jhj ubeh}(h]h ]h"]h$]h&]uh1jhj hMUhjcubj)}(hC``active_vblank_irq_count`` number of currently active vblank irqs h](j)}(h``active_vblank_irq_count``h]j)}(hj!h]hactive_vblank_irq_count}(hj!hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj!ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM\hj ubj)}(hhh]hؕ)}(h&number of currently active vblank irqsh]h&number of currently active vblank irqs}(hj!hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj!hM\hj!ubah}(h]h ]h"]h$]h&]uh1jhj ubeh}(h]h ]h"]h$]h&]uh1jhj!hM\hjcubj)}(h|``secure_display_ctx`` Store secure display relevant info. e.g. the ROI information , the work_struct to command dmub, etc. h](j)}(h``secure_display_ctx``h]j)}(hj;!h]hsecure_display_ctx}(hj=!hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj9!ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMehj5!ubj)}(hhh]h)}(hdStore secure display relevant info. e.g. the ROI information , the work_struct to command dmub, etc.h]hdStore secure display relevant info. e.g. the ROI information , the work_struct to command dmub, etc.}(hjT!hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMdhjQ!ubah}(h]h ]h"]h$]h&]uh1jhj5!ubeh}(h]h ]h"]h$]h&]uh1jhjP!hMehjcubj)}(h@``hpd_rx_offload_wq`` Work queue to offload works of hpd_rx_irq h](j)}(h``hpd_rx_offload_wq``h]j)}(hju!h]hhpd_rx_offload_wq}(hjw!hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjs!ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMlhjo!ubj)}(hhh]h)}(h)Work queue to offload works of hpd_rx_irqh]h)Work queue to offload works of hpd_rx_irq}(hj!hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj!hMlhj!ubah}(h]h ]h"]h$]h&]uh1jhjo!ubeh}(h]h ]h"]h$]h&]uh1jhj!hMlhjcubj)}(h0``mst_encoders`` fake encoders used for DP MST. h](j)}(h``mst_encoders``h]j)}(hj!h]h mst_encoders}(hj!hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj!ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMrhj!ubj)}(hhh]h)}(hfake encoders used for DP MST.h]hfake encoders used for DP MST.}(hj!hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj!hMrhj!ubah}(h]h ]h"]h$]h&]uh1jhj!ubeh}(h]h ]h"]h$]h&]uh1jhj!hMrhjcubj)}(hv``force_timing_sync`` set via debugfs. When set, indicates that all connected displays will be forced to synchronize. h](j)}(h``force_timing_sync``h]j)}(hj!h]hforce_timing_sync}(hj!hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj!ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMVhj!ubj)}(hhh]h)}(h_set via debugfs. When set, indicates that all connected displays will be forced to synchronize.h]h_set via debugfs. When set, indicates that all connected displays will be forced to synchronize.}(hj"hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMUhj!ubah}(h]h ]h"]h$]h&]uh1jhj!ubeh}(h]h ]h"]h$]h&]uh1jhj!hMVhjcubj)}(h[``disable_hpd_irq`` disables all HPD and HPD RX interrupt handling in the driver when true h](j)}(h``disable_hpd_irq``h]j)}(hj!"h]hdisable_hpd_irq}(hj#"hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj"ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM[hj"ubj)}(hhh]h)}(hFdisables all HPD and HPD RX interrupt handling in the driver when trueh]hFdisables all HPD and HPD RX interrupt handling in the driver when true}(hj:"hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMZhj7"ubah}(h]h ]h"]h$]h&]uh1jhj"ubeh}(h]h ]h"]h$]h&]uh1jhj6"hM[hjcubj)}(h3``dmcub_trace_event_en`` enable dmcub trace events h](j)}(h``dmcub_trace_event_en``h]j)}(hj["h]hdmcub_trace_event_en}(hj]"hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjY"ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMWhjU"ubj)}(hhh]h)}(henable dmcub trace eventsh]henable dmcub trace events}(hjt"hhhNhNubah}(h]h ]h"]h$]h&]uh1hhjp"hMWhjq"ubah}(h]h ]h"]h$]h&]uh1jhjU"ubeh}(h]h ]h"]h$]h&]uh1jhjp"hMWhjcubj)}(hG``da_list`` DAL fb memory allocation list, for communication with SMU. h](j)}(h ``da_list``h]j)}(hj"h]hda_list}(hj"hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj"ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM{hj"ubj)}(hhh]h)}(h:DAL fb memory allocation list, for communication with SMU.h]h:DAL fb memory allocation list, for communication with SMU.}(hj"hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj"hM{hj"ubah}(h]h ]h"]h$]h&]uh1jhj"ubeh}(h]h ]h"]h$]h&]uh1jhj"hM{hjcubj)}(h[``dmub_aux_transfer_done`` struct completion used to indicate when DMUB transfers are done h](j)}(h``dmub_aux_transfer_done``h]j)}(hj"h]hdmub_aux_transfer_done}(hj"hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj"ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM]hj"ubj)}(hhh]h)}(h?struct completion used to indicate when DMUB transfers are doneh]h?struct completion used to indicate when DMUB transfers are done}(hj"hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM\hj"ubah}(h]h ]h"]h$]h&]uh1jhj"ubeh}(h]h ]h"]h$]h&]uh1jhj"hM]hjcubj)}(h:``delayed_hpd_wq`` work queue used to delay DMUB HPD work h](j)}(h``delayed_hpd_wq``h]j)}(hj#h]hdelayed_hpd_wq}(hj #hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj#ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhM^hj#ubj)}(hhh]h)}(h&work queue used to delay DMUB HPD workh]h&work queue used to delay DMUB HPD work}(hj #hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj#hM^hj#ubah}(h]h ]h"]h$]h&]uh1jhj#ubeh}(h]h ]h"]h$]h&]uh1jhj#hM^hjcubj)}(h(``brightness`` cached backlight values. h](j)}(h``brightness``h]j)}(hj@#h]h brightness}(hjB#hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj>#ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj:#ubj)}(hhh]h)}(hcached backlight values.h]hcached backlight values.}(hjY#hhhNhNubah}(h]h ]h"]h$]h&]uh1hhjU#hMhjV#ubah}(h]h ]h"]h$]h&]uh1jhj:#ubeh}(h]h ]h"]h$]h&]uh1jhjU#hMhjcubj)}(hB``actual_brightness`` last successfully applied backlight values. h](j)}(h``actual_brightness``h]j)}(hjy#h]hactual_brightness}(hj{#hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjw#ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjs#ubj)}(hhh]h)}(h+last successfully applied backlight values.h]h+last successfully applied backlight values.}(hj#hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj#hMhj#ubah}(h]h ]h"]h$]h&]uh1jhjs#ubeh}(h]h ]h"]h$]h&]uh1jhj#hMhjcubj)}(hh``aux_hpd_discon_quirk`` quirk for hpd discon while aux is on-going. occurred on certain intel platform h](j)}(h``aux_hpd_discon_quirk``h]j)}(hj#h]haux_hpd_discon_quirk}(hj#hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj#ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj#ubj)}(hhh]h)}(hNquirk for hpd discon while aux is on-going. occurred on certain intel platformh]hNquirk for hpd discon while aux is on-going. occurred on certain intel platform}(hj#hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj#ubah}(h]h ]h"]h$]h&]uh1jhj#ubeh}(h]h ]h"]h$]h&]uh1jhj#hMhjcubj)}(h@``edp0_on_dp1_quirk`` quirk for platforms that put edp0 on DP1. h](j)}(h``edp0_on_dp1_quirk``h]j)}(hj#h]hedp0_on_dp1_quirk}(hj#hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj#ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj#ubj)}(hhh]h)}(h)quirk for platforms that put edp0 on DP1.h]h)quirk for platforms that put edp0 on DP1.}(hj$hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj$hMhj$ubah}(h]h ]h"]h$]h&]uh1jhj#ubeh}(h]h ]h"]h$]h&]uh1jhj$hMhjcubj)}(h,``dpia_aux_lock`` Guards access to DPIA AUX h](j)}(h``dpia_aux_lock``h]j)}(hj%$h]h dpia_aux_lock}(hj'$hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj#$ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj$ubj)}(hhh]h)}(hGuards access to DPIA AUXh]hGuards access to DPIA AUX}(hj>$hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj:$hMhj;$ubah}(h]h ]h"]h$]h&]uh1jhj$ubeh}(h]h ]h"]h$]h&]uh1jhj:$hMhjcubj)}(h``bb_from_dmub`` Bounding box data read from dmub during early initialization for DCN4+ Data is stored as a byte array that should be casted to the appropriate bb struct h](j)}(h``bb_from_dmub``h]j)}(hj^$h]h bb_from_dmub}(hj`$hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj\$ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjX$ubj)}(hhh]h)}(hBounding box data read from dmub during early initialization for DCN4+ Data is stored as a byte array that should be casted to the appropriate bb structh]hBounding box data read from dmub during early initialization for DCN4+ Data is stored as a byte array that should be casted to the appropriate bb struct}(hjw$hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjt$ubah}(h]h ]h"]h$]h&]uh1jhjX$ubeh}(h]h ]h"]h$]h&]uh1jhjs$hMhjcubj)}(h``oem_i2c`` OEM i2c bus h](j)}(h ``oem_i2c``h]j)}(hj$h]hoem_i2c}(hj$hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj$ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj$ubj)}(hhh]h)}(h OEM i2c bush]h OEM i2c bus}(hj$hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj$hMhj$ubah}(h]h ]h"]h$]h&]uh1jhj$ubeh}(h]h ]h"]h$]h&]uh1jhj$hMhjcubj)}(h$``fused_io`` dmub fused io interfaceh](j)}(h ``fused_io``h]j)}(hj$h]hfused_io}(hj$hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj$ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj$ubj)}(hhh]h)}(hdmub fused io interfaceh]hdmub fused io interface}(hj$hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj$ubah}(h]h ]h"]h$]h&]uh1jhj$ubeh}(h]h ]h"]h$]h&]uh1jhj$hMhjcubeh}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ] kernelindentah"]h$]h&]uh1jhhhhhjhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j amdgpu_hdmi_vsdb_info (C struct)c.amdgpu_hdmi_vsdb_infohNtauh1jhhhhhjhNubj)}(hhh](j)}(hamdgpu_hdmi_vsdb_infoh]j)}(hstruct amdgpu_hdmi_vsdb_infoh](j)}(hj h]hstruct}(hj+%hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj'%hhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMubj)}(h h]h }(hj9%hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj'%hhhj8%hMubj+)}(hamdgpu_hdmi_vsdb_infoh]j1)}(hj%%h]hamdgpu_hdmi_vsdb_info}(hjK%hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjG%ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj'%hhhj8%hMubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj#%hhhj8%hMubah}(h]j%ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj8%hMhj %hhubj_)}(hhh]h)}(hKeep track of the VSDB infoh]hKeep track of the VSDB info}(hjm%hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjj%hhubah}(h]h ]h"]h$]h&]uh1j^hj %hhhj8%hMubeh}(h]h ](jstructeh"]h$]h&]jjjj%jj%jjjuh1jhhhhhjhNubj)}(hXK**Definition**:: struct amdgpu_hdmi_vsdb_info { unsigned int amd_vsdb_version; bool freesync_supported; unsigned int min_refresh_rate_hz; unsigned int max_refresh_rate_hz; bool replay_mode; }; **Members** ``amd_vsdb_version`` Vendor Specific Data Block Version, should be used to determine which Vendor Specific InfoFrame (VSIF) to send. ``freesync_supported`` FreeSync Supported. ``min_refresh_rate_hz`` FreeSync Minimum Refresh Rate in Hz. ``max_refresh_rate_hz`` FreeSync Maximum Refresh Rate in Hz ``replay_mode`` Replay supportedh](h)}(h**Definition**::h](j)}(h**Definition**h]h Definition}(hj%hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj%ubh:}(hj%hhhNhNubeh}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj%ubj)}(hstruct amdgpu_hdmi_vsdb_info { unsigned int amd_vsdb_version; bool freesync_supported; unsigned int min_refresh_rate_hz; unsigned int max_refresh_rate_hz; bool replay_mode; };h]hstruct amdgpu_hdmi_vsdb_info { unsigned int amd_vsdb_version; bool freesync_supported; unsigned int min_refresh_rate_hz; unsigned int max_refresh_rate_hz; bool replay_mode; };}hj%sbah}(h]h ]h"]h$]h&]jHjIuh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj%ubh)}(h **Members**h]j)}(hj%h]hMembers}(hj%hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj%ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj%ubj)}(hhh](j)}(h``amd_vsdb_version`` Vendor Specific Data Block Version, should be used to determine which Vendor Specific InfoFrame (VSIF) to send. h](j)}(h``amd_vsdb_version``h]j)}(hj%h]hamd_vsdb_version}(hj%hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj%ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj%ubj)}(hhh]h)}(hoVendor Specific Data Block Version, should be used to determine which Vendor Specific InfoFrame (VSIF) to send.h]hoVendor Specific Data Block Version, should be used to determine which Vendor Specific InfoFrame (VSIF) to send.}(hj%hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj%ubah}(h]h ]h"]h$]h&]uh1jhj%ubeh}(h]h ]h"]h$]h&]uh1jhj%hMhj%ubj)}(h+``freesync_supported`` FreeSync Supported. h](j)}(h``freesync_supported``h]j)}(hj&h]hfreesync_supported}(hj&hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj&ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj&ubj)}(hhh]h)}(hFreeSync Supported.h]hFreeSync Supported.}(hj-&hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj)&hMhj*&ubah}(h]h ]h"]h$]h&]uh1jhj&ubeh}(h]h ]h"]h$]h&]uh1jhj)&hMhj%ubj)}(h=``min_refresh_rate_hz`` FreeSync Minimum Refresh Rate in Hz. h](j)}(h``min_refresh_rate_hz``h]j)}(hjM&h]hmin_refresh_rate_hz}(hjO&hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjK&ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhjG&ubj)}(hhh]h)}(h$FreeSync Minimum Refresh Rate in Hz.h]h$FreeSync Minimum Refresh Rate in Hz.}(hjf&hhhNhNubah}(h]h ]h"]h$]h&]uh1hhjb&hMhjc&ubah}(h]h ]h"]h$]h&]uh1jhjG&ubeh}(h]h ]h"]h$]h&]uh1jhjb&hMhj%ubj)}(h<``max_refresh_rate_hz`` FreeSync Maximum Refresh Rate in Hz h](j)}(h``max_refresh_rate_hz``h]j)}(hj&h]hmax_refresh_rate_hz}(hj&hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj&ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj&ubj)}(hhh]h)}(h#FreeSync Maximum Refresh Rate in Hzh]h#FreeSync Maximum Refresh Rate in Hz}(hj&hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj&hMhj&ubah}(h]h ]h"]h$]h&]uh1jhj&ubeh}(h]h ]h"]h$]h&]uh1jhj&hMhj%ubj)}(h ``replay_mode`` Replay supportedh](j)}(h``replay_mode``h]j)}(hj&h]h replay_mode}(hj&hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj&ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj&ubj)}(hhh]h)}(hReplay supportedh]hReplay supported}(hj&hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhj&ubah}(h]h ]h"]h$]h&]uh1jhj&ubeh}(h]h ]h"]h$]h&]uh1jhj&hMhj%ubeh}(h]h ]h"]h$]h&]uh1jhj%ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhhhhhjhNubh)}(h**Description**h]j)}(hj'h]h Description}(hj'hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj'ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhhhhubh)}(hAMDGPU supports FreeSync over HDMI by using the VSDB section, and this struct is useful to keep track of the display-specific information about FreeSync.h]hAMDGPU supports FreeSync over HDMI by using the VSDB section, and this struct is useful to keep track of the display-specific information about FreeSync.}(hj'hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:11: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.hhMhhhhubh)}(hhh](h)}(h Lifecycleh]h Lifecycle}(hj*'hhhNhNubah}(h]h ]h"]h$]h&]hjuh1hhj''hhhhhKubh)}(hDM (and consequently DC) is registered in the amdgpu base driver as a IP block. When CONFIG_DRM_AMD_DC is enabled, the DM device IP block is added to the base driver's device list to be initialized and torn down accordingly.h]hDM (and consequently DC) is registered in the amdgpu base driver as a IP block. When CONFIG_DRM_AMD_DC is enabled, the DM device IP block is added to the base driver’s device list to be initialized and torn down accordingly.}(hj8'hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:17: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chMlhj''hhubh)}(h]The functions to do so are provided as hooks in :c:type:`struct amd_ip_funcs `.h](h0The functions to do so are provided as hooks in }(hjG'hhhNhNubh)}(h,:c:type:`struct amd_ip_funcs `h]j)}(hjQ'h]hstruct amd_ip_funcs}(hjS'hhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjO'ubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAj amd_ip_funcsuh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:17: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chMphjG'ubh.}(hjG'hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhjn'hMphj''hhubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jdm_hw_init (C function) c.dm_hw_inithNtauh1jhj''hhhNhNubj)}(hhh](j)}(h1int dm_hw_init (struct amdgpu_ip_block *ip_block)h]j)}(h0int dm_hw_init(struct amdgpu_ip_block *ip_block)h](hdesc_sig_keyword_type)}(hinth]hint}(hj'hhhNhNubah}(h]h ]ktah"]h$]h&]uh1j'hj'hhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM ubj)}(h h]h }(hj'hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj'hhhj'hM ubj+)}(h dm_hw_inith]j1)}(h dm_hw_inith]h dm_hw_init}(hj'hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj'ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj'hhhj'hM ubhdesc_parameterlist)}(h"(struct amdgpu_ip_block *ip_block)h]hdesc_parameter)}(h struct amdgpu_ip_block *ip_blockh](j)}(hj h]hstruct}(hj'hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj'ubj)}(h h]h }(hj'hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj'ubh)}(hhh]j1)}(hamdgpu_ip_blockh]hamdgpu_ip_block}(hj'hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj'ubah}(h]h ]h"]h$]h&] refdomainjreftype identifier reftargetj'modnameN classnameNj=j@)}jC]j> ASTIdentifier)}j (j'sb c.dm_hw_initasbuh1hhj'ubj)}(h h]h }(hj(hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj'ubhdesc_sig_punctuation)}(h*h]h*}(hj'(hhhNhNubah}(h]h ]pah"]h$]h&]uh1j%(hj'ubj1)}(hip_blockh]hip_block}(hj6(hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj'ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj'ubah}(h]h ]h"]h$]h&]jHjIuh1j'hj'hhhj'hM ubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj'hhhj'hM ubah}(h]j'ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj'hM hj'hhubj_)}(hhh]h)}(hInitialize DC deviceh]hInitialize DC device}(hj`(hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM hj](hhubah}(h]h ]h"]h$]h&]uh1j^hj'hhhj'hM ubeh}(h]h ](jfunctioneh"]h$]h&]jjjjx(jjx(jjjuh1jhhhj''hNhNubj)}(hX**Parameters** ``struct amdgpu_ip_block *ip_block`` Pointer to the amdgpu_ip_block for this hw instance. **Description** Initialize the :c:type:`struct amdgpu_display_manager ` device. This involves calling the initializers of each DM component, then populating the struct with them. Although the function implies hardware initialization, both hardware and software are initialized here. Splitting them out to their relevant init hooks is a future TODO item. Some notable things that are initialized here: - Display Core, both software and hardware - DC modules that we need (freesync and color management) - DRM software states - Interrupt sources and handlers - Vblank support - Debug FS entries, if enabledh](h)}(h**Parameters**h]j)}(hj(h]h Parameters}(hj(hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj(ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM hj|(ubj)}(hhh]j)}(hZ``struct amdgpu_ip_block *ip_block`` Pointer to the amdgpu_ip_block for this hw instance. h](j)}(h$``struct amdgpu_ip_block *ip_block``h]j)}(hj(h]h struct amdgpu_ip_block *ip_block}(hj(hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj(ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM hj(ubj)}(hhh]h)}(h4Pointer to the amdgpu_ip_block for this hw instance.h]h4Pointer to the amdgpu_ip_block for this hw instance.}(hj(hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj(hM hj(ubah}(h]h ]h"]h$]h&]uh1jhj(ubeh}(h]h ]h"]h$]h&]uh1jhj(hM hj(ubah}(h]h ]h"]h$]h&]uh1jhj|(ubh)}(h**Description**h]j)}(hj(h]h Description}(hj(hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj(ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM hj|(ubh)}(hInitialize the :c:type:`struct amdgpu_display_manager ` device. This involves calling the initializers of each DM component, then populating the struct with them.h](hInitialize the }(hj(hhhNhNubh)}(h@:c:type:`struct amdgpu_display_manager `h]j)}(hj(h]hstruct amdgpu_display_manager}(hj(hhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhj(ubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjamdgpu_display_manageruh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM hj(ubhk device. This involves calling the initializers of each DM component, then populating the struct with them.}(hj(hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhj)hM hj|(ubh)}(hAlthough the function implies hardware initialization, both hardware and software are initialized here. Splitting them out to their relevant init hooks is a future TODO item.h]hAlthough the function implies hardware initialization, both hardware and software are initialized here. Splitting them out to their relevant init hooks is a future TODO item.}(hj$)hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM hj|(ubh)}(h.Some notable things that are initialized here:h]h.Some notable things that are initialized here:}(hj3)hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM hj|(ubh)}(hhh](h)}(h(Display Core, both software and hardwareh]h)}(hjG)h]h(Display Core, both software and hardware}(hjI)hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM hjE)ubah}(h]h ]h"]h$]h&]uh1hhjB)ubh)}(h7DC modules that we need (freesync and color management)h]h)}(hj_)h]h7DC modules that we need (freesync and color management)}(hja)hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM hj])ubah}(h]h ]h"]h$]h&]uh1hhjB)ubh)}(hDRM software statesh]h)}(hjw)h]hDRM software states}(hjy)hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM hju)ubah}(h]h ]h"]h$]h&]uh1hhjB)ubh)}(hInterrupt sources and handlersh]h)}(hj)h]hInterrupt sources and handlers}(hj)hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM hj)ubah}(h]h ]h"]h$]h&]uh1hhjB)ubh)}(hVblank supporth]h)}(hj)h]hVblank support}(hj)hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM hj)ubah}(h]h ]h"]h$]h&]uh1hhjB)ubh)}(hDebug FS entries, if enabledh]h)}(hj)h]hDebug FS entries, if enabled}(hj)hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM hj)ubah}(h]h ]h"]h$]h&]uh1hhjB)ubeh}(h]h ]h"]h$]h&]bullet-uh1hhjV)hM hj|(ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj''hhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jdm_hw_fini (C function) c.dm_hw_finihNtauh1jhj''hhhNhNubj)}(hhh](j)}(h1int dm_hw_fini (struct amdgpu_ip_block *ip_block)h]j)}(h0int dm_hw_fini(struct amdgpu_ip_block *ip_block)h](j')}(hinth]hint}(hj)hhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hj)hhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM ubj)}(h h]h }(hj *hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj)hhhj *hM ubj+)}(h dm_hw_finih]j1)}(h dm_hw_finih]h dm_hw_fini}(hj*hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj*ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj)hhhj *hM ubj')}(h"(struct amdgpu_ip_block *ip_block)h]j')}(h struct amdgpu_ip_block *ip_blockh](j)}(hj h]hstruct}(hj:*hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj6*ubj)}(h h]h }(hjG*hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj6*ubh)}(hhh]j1)}(hamdgpu_ip_blockh]hamdgpu_ip_block}(hjX*hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjU*ubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjZ*modnameN classnameNj=j@)}jC]j()}j (j *sb c.dm_hw_finiasbuh1hhj6*ubj)}(h h]h }(hjx*hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj6*ubj&()}(hj)(h]h*}(hj*hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj6*ubj1)}(hip_blockh]hip_block}(hj*hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj6*ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj2*ubah}(h]h ]h"]h$]h&]jHjIuh1j'hj)hhhj *hM ubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj)hhhj *hM ubah}(h]j)ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj *hM hj)hhubj_)}(hhh]h)}(hTeardown DC deviceh]hTeardown DC device}(hj*hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM hj*hhubah}(h]h ]h"]h$]h&]uh1j^hj)hhhj *hM ubeh}(h]h ](jfunctioneh"]h$]h&]jjjj*jj*jjjuh1jhhhj''hNhNubj)}(hXk**Parameters** ``struct amdgpu_ip_block *ip_block`` Pointer to the amdgpu_ip_block for this hw instance. **Description** Teardown components within :c:type:`struct amdgpu_display_manager ` that require cleanup. This involves cleaning up the DRM device, DC, and any modules that were loaded. Also flush IRQ workqueues and disable them.h](h)}(h**Parameters**h]j)}(hj*h]h Parameters}(hj*hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj*ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM hj*ubj)}(hhh]j)}(hZ``struct amdgpu_ip_block *ip_block`` Pointer to the amdgpu_ip_block for this hw instance. h](j)}(h$``struct amdgpu_ip_block *ip_block``h]j)}(hj*h]h struct amdgpu_ip_block *ip_block}(hj+hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj*ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM hj*ubj)}(hhh]h)}(h4Pointer to the amdgpu_ip_block for this hw instance.h]h4Pointer to the amdgpu_ip_block for this hw instance.}(hj+hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj+hM hj+ubah}(h]h ]h"]h$]h&]uh1jhj*ubeh}(h]h ]h"]h$]h&]uh1jhj+hM hj*ubah}(h]h ]h"]h$]h&]uh1jhj*ubh)}(h**Description**h]j)}(hj9+h]h Description}(hj;+hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj7+ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM hj*ubh)}(hTeardown components within :c:type:`struct amdgpu_display_manager ` that require cleanup. This involves cleaning up the DRM device, DC, and any modules that were loaded. Also flush IRQ workqueues and disable them.h](hTeardown components within }(hjO+hhhNhNubh)}(h@:c:type:`struct amdgpu_display_manager `h]j)}(hjY+h]hstruct amdgpu_display_manager}(hj[+hhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjW+ubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjamdgpu_display_manageruh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:20: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM hjO+ubh that require cleanup. This involves cleaning up the DRM device, DC, and any modules that were loaded. Also flush IRQ workqueues and disable them.}(hjO+hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhjv+hM hj*ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj''hhhNhNubeh}(h]j ah ]h"] lifecycleah$]h&]uh1hhhhhhhhKubh)}(hhh](h)}(h Interruptsh]h Interrupts}(hj+hhhNhNubah}(h]h ]h"]h$]h&]hj'uh1hhj+hhhhhKubh)}(hDM provides another layer of IRQ management on top of what the base driver already provides. This is something that could be cleaned up, and is a future TODO item.h]hDM provides another layer of IRQ management on top of what the base driver already provides. This is something that could be cleaned up, and is a future TODO item.}(hj+hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:26: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chK#hj+hhubh)}(hXOThe base driver provides IRQ source registration with DRM, handler registration into the base driver's IRQ table, and a handler callback amdgpu_irq_handler(), with which DRM calls on interrupts. This generic handler looks up the IRQ table, and calls the respective :c:type:`amdgpu_irq_src_funcs.process ` hookups.h](hX The base driver provides IRQ source registration with DRM, handler registration into the base driver’s IRQ table, and a handler callback amdgpu_irq_handler(), with which DRM calls on interrupts. This generic handler looks up the IRQ table, and calls the respective }(hj+hhhNhNubh)}(h=:c:type:`amdgpu_irq_src_funcs.process `h]j)}(hj+h]hamdgpu_irq_src_funcs.process}(hj+hhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhj+ubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjamdgpu_irq_src_funcsuh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:26: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chK'hj+ubh hookups.}(hj+hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhj+hK'hj+hhubh)}(hWhat DM provides on top are two IRQ tables specifically for top-half and bottom-half IRQ handling, with the bottom-half implementing workqueues:h]hWhat DM provides on top are two IRQ tables specifically for top-half and bottom-half IRQ handling, with the bottom-half implementing workqueues:}(hj+hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:26: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chK-hj+hhubh)}(hhh](h)}(hS:c:type:`amdgpu_display_manager.irq_handler_list_high_tab `h]h)}(hj+h]h)}(hj+h]j)}(hj+h]h0amdgpu_display_manager.irq_handler_list_high_tab}(hj+hhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhj+ubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjamdgpu_display_manageruh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:26: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chK0hj+ubah}(h]h ]h"]h$]h&]uh1hhj,hK0hj+ubah}(h]h ]h"]h$]h&]uh1hhj+ubh)}(hS:c:type:`amdgpu_display_manager.irq_handler_list_low_tab ` h]h)}(hR:c:type:`amdgpu_display_manager.irq_handler_list_low_tab `h]h)}(hj+,h]j)}(hj+,h]h/amdgpu_display_manager.irq_handler_list_low_tab}(hj0,hhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhj-,ubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjamdgpu_display_manageruh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:26: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chK1hj),ubah}(h]h ]h"]h$]h&]uh1hhjK,hK1hj%,ubah}(h]h ]h"]h$]h&]uh1hhj+ubeh}(h]h ]h"]h$]h&]j)j)uh1hhj,hK0hj+hhubh)}(hXThey override the base driver's IRQ table, and the effect can be seen in the hooks that DM provides for :c:type:`amdgpu_irq_src_funcs.process `. They are all set to the DM generic handler amdgpu_dm_irq_handler(), which looks up DM's IRQ tables. However, in order for base driver to recognize this hook, DM still needs to register the IRQ with the base driver. See dce110_register_irq_handlers() and dcn10_register_irq_handlers().h](hjThey override the base driver’s IRQ table, and the effect can be seen in the hooks that DM provides for }(hj^,hhhNhNubh)}(h=:c:type:`amdgpu_irq_src_funcs.process `h]j)}(hjh,h]hamdgpu_irq_src_funcs.process}(hjj,hhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjf,ubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjamdgpu_irq_src_funcsuh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:26: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chK3hj^,ubhX . They are all set to the DM generic handler amdgpu_dm_irq_handler(), which looks up DM’s IRQ tables. However, in order for base driver to recognize this hook, DM still needs to register the IRQ with the base driver. See dce110_register_irq_handlers() and dcn10_register_irq_handlers().}(hj^,hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhj,hK3hj+hhubh)}(hTo expose DC's hardware interrupt toggle to the base driver, DM implements :c:type:`amdgpu_irq_src_funcs.set ` hooks. Base driver calls it through amdgpu_irq_update() to enable or disable the interrupt.h](hMTo expose DC’s hardware interrupt toggle to the base driver, DM implements }(hj,hhhNhNubh)}(h9:c:type:`amdgpu_irq_src_funcs.set `h]j)}(hj,h]hamdgpu_irq_src_funcs.set}(hj,hhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhj,ubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjamdgpu_irq_src_funcsuh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:26: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chK:hj,ubh\ hooks. Base driver calls it through amdgpu_irq_update() to enable or disable the interrupt.}(hj,hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhj,hK:hj+hhubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j%amdgpu_dm_irq_handler_data (C struct)c.amdgpu_dm_irq_handler_datahNtauh1jhj+hhhNhNubj)}(hhh](j)}(hamdgpu_dm_irq_handler_datah]j)}(h!struct amdgpu_dm_irq_handler_datah](j)}(hj h]hstruct}(hj,hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj,hhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKubj)}(h h]h }(hj,hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj,hhhj,hKubj+)}(hamdgpu_dm_irq_handler_datah]j1)}(hj,h]hamdgpu_dm_irq_handler_data}(hj,hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj,ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj,hhhj,hKubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj,hhhj,hKubah}(h]j,ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj,hKhj,hhubj_)}(hhh]h)}(hData for DM interrupt handlers.h]hData for DM interrupt handlers.}(hj-hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKFhj-hhubah}(h]h ]h"]h$]h&]uh1j^hj,hhhj,hKubeh}(h]h ](jstructeh"]h$]h&]jjjj5-jj5-jjjuh1jhhhj+hNhNubj)}(hX?**Definition**:: struct amdgpu_dm_irq_handler_data { struct list_head list; interrupt_handler handler; void *handler_arg; struct amdgpu_display_manager *dm; enum dc_irq_source irq_source; struct work_struct work; }; **Members** ``list`` Linked list entry referencing the next/previous handler ``handler`` Handler function ``handler_arg`` Argument passed to the handler when triggered ``dm`` DM which this handler belongs to ``irq_source`` DC interrupt source that this handler is registered for ``work`` work structh](h)}(h**Definition**::h](j)}(h**Definition**h]h Definition}(hjA-hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj=-ubh:}(hj=-hhhNhNubeh}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKJhj9-ubj)}(hstruct amdgpu_dm_irq_handler_data { struct list_head list; interrupt_handler handler; void *handler_arg; struct amdgpu_display_manager *dm; enum dc_irq_source irq_source; struct work_struct work; };h]hstruct amdgpu_dm_irq_handler_data { struct list_head list; interrupt_handler handler; void *handler_arg; struct amdgpu_display_manager *dm; enum dc_irq_source irq_source; struct work_struct work; };}hjZ-sbah}(h]h ]h"]h$]h&]jHjIuh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKLhj9-ubh)}(h **Members**h]j)}(hjk-h]hMembers}(hjm-hhhNhNubah}(h]h ]h"]h$]h&]uh1jhji-ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKUhj9-ubj)}(hhh](j)}(hA``list`` Linked list entry referencing the next/previous handler h](j)}(h``list``h]j)}(hj-h]hlist}(hj-hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj-ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKIhj-ubj)}(hhh]h)}(h7Linked list entry referencing the next/previous handlerh]h7Linked list entry referencing the next/previous handler}(hj-hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj-hKIhj-ubah}(h]h ]h"]h$]h&]uh1jhj-ubeh}(h]h ]h"]h$]h&]uh1jhj-hKIhj-ubj)}(h``handler`` Handler function h](j)}(h ``handler``h]j)}(hj-h]hhandler}(hj-hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj-ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKJhj-ubj)}(hhh]h)}(hHandler functionh]hHandler function}(hj-hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj-hKJhj-ubah}(h]h ]h"]h$]h&]uh1jhj-ubeh}(h]h ]h"]h$]h&]uh1jhj-hKJhj-ubj)}(h>``handler_arg`` Argument passed to the handler when triggered h](j)}(h``handler_arg``h]j)}(hj-h]h handler_arg}(hj-hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj-ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKKhj-ubj)}(hhh]h)}(h-Argument passed to the handler when triggeredh]h-Argument passed to the handler when triggered}(hj.hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj.hKKhj.ubah}(h]h ]h"]h$]h&]uh1jhj-ubeh}(h]h ]h"]h$]h&]uh1jhj.hKKhj-ubj)}(h(``dm`` DM which this handler belongs to h](j)}(h``dm``h]j)}(hj5.h]hdm}(hj7.hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj3.ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKLhj/.ubj)}(hhh]h)}(h DM which this handler belongs toh]h DM which this handler belongs to}(hjN.hhhNhNubah}(h]h ]h"]h$]h&]uh1hhjJ.hKLhjK.ubah}(h]h ]h"]h$]h&]uh1jhj/.ubeh}(h]h ]h"]h$]h&]uh1jhjJ.hKLhj-ubj)}(hG``irq_source`` DC interrupt source that this handler is registered for h](j)}(h``irq_source``h]j)}(hjn.h]h irq_source}(hjp.hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjl.ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKMhjh.ubj)}(hhh]h)}(h7DC interrupt source that this handler is registered forh]h7DC interrupt source that this handler is registered for}(hj.hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj.hKMhj.ubah}(h]h ]h"]h$]h&]uh1jhjh.ubeh}(h]h ]h"]h$]h&]uh1jhj.hKMhj-ubj)}(h``work`` work structh](j)}(h``work``h]j)}(hj.h]hwork}(hj.hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj.ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKMhj.ubj)}(hhh]h)}(h work structh]h work struct}(hj.hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKNhj.ubah}(h]h ]h"]h$]h&]uh1jhj.ubeh}(h]h ]h"]h$]h&]uh1jhj.hKMhj-ubeh}(h]h ]h"]h$]h&]uh1jhj9-ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj+hhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jdm_irq_work_func (C function)c.dm_irq_work_funchNtauh1jhj+hhhNhNubj)}(hhh](j)}(h0void dm_irq_work_func (struct work_struct *work)h]j)}(h/void dm_irq_work_func(struct work_struct *work)h](j')}(hvoidh]hvoid}(hj/hhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hj.hhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKoubj)}(h h]h }(hj/hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj.hhhj/hKoubj+)}(hdm_irq_work_funch]j1)}(hdm_irq_work_funch]hdm_irq_work_func}(hj"/hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj/ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj.hhhj/hKoubj')}(h(struct work_struct *work)h]j')}(hstruct work_struct *workh](j)}(hj h]hstruct}(hj>/hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj:/ubj)}(h h]h }(hjK/hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj:/ubh)}(hhh]j1)}(h work_structh]h work_struct}(hj\/hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjY/ubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj^/modnameN classnameNj=j@)}jC]j()}j (j$/sbc.dm_irq_work_funcasbuh1hhj:/ubj)}(h h]h }(hj|/hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj:/ubj&()}(hj)(h]h*}(hj/hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj:/ubj1)}(hworkh]hwork}(hj/hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj:/ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj6/ubah}(h]h ]h"]h$]h&]jHjIuh1j'hj.hhhj/hKoubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj.hhhj/hKoubah}(h]j.ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj/hKohj.hhubj_)}(hhh]h)}(h6Handle an IRQ outside of the interrupt handler proper.h]h6Handle an IRQ outside of the interrupt handler proper.}(hj/hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKohj/hhubah}(h]h ]h"]h$]h&]uh1j^hj.hhhj/hKoubeh}(h]h ](jfunctioneh"]h$]h&]jjjj/jj/jjjuh1jhhhj+hNhNubj)}(h:**Parameters** ``struct work_struct *work`` work structh](h)}(h**Parameters**h]j)}(hj/h]h Parameters}(hj/hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj/ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKshj/ubj)}(hhh]j)}(h(``struct work_struct *work`` work structh](j)}(h``struct work_struct *work``h]j)}(hj0h]hstruct work_struct *work}(hj0hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj0ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKuhj/ubj)}(hhh]h)}(h work structh]h work struct}(hj0hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKqhj0ubah}(h]h ]h"]h$]h&]uh1jhj/ubeh}(h]h ]h"]h$]h&]uh1jhj0hKuhj/ubah}(h]h ]h"]h$]h&]uh1jhj/ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj+hhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j(unregister_all_irq_handlers (C function)c.unregister_all_irq_handlershNtauh1jhj+hhhNhNubj)}(hhh](j)}(h=void unregister_all_irq_handlers (struct amdgpu_device *adev)h]j)}(h1h]h Parameters}(hj@1hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj<1ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKhj81ubj)}(hhh]j)}(hO``struct amdgpu_device *adev`` The base driver device containing the DM device h](j)}(h``struct amdgpu_device *adev``h]j)}(hj]1h]hstruct amdgpu_device *adev}(hj_1hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj[1ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKhjW1ubj)}(hhh]h)}(h/The base driver device containing the DM deviceh]h/The base driver device containing the DM device}(hjv1hhhNhNubah}(h]h ]h"]h$]h&]uh1hhjr1hKhjs1ubah}(h]h ]h"]h$]h&]uh1jhjW1ubeh}(h]h ]h"]h$]h&]uh1jhjr1hKhjT1ubah}(h]h ]h"]h$]h&]uh1jhj81ubh)}(h**Description**h]j)}(hj1h]h Description}(hj1hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj1ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKhj81ubh)}(hCGo through low and high context IRQ tables and deallocate handlers.h]hCGo through low and high context IRQ tables and deallocate handlers.}(hj1hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chKhj81ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj+hhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j-amdgpu_dm_irq_register_interrupt (C function)"c.amdgpu_dm_irq_register_interrupthNtauh1jhj+hhhNhNubj)}(hhh](j)}(hvoid * amdgpu_dm_irq_register_interrupt (struct amdgpu_device *adev, struct dc_interrupt_params *int_params, void (*ih)(void *), void *handler_args)h]j)}(hvoid *amdgpu_dm_irq_register_interrupt(struct amdgpu_device *adev, struct dc_interrupt_params *int_params, void (*ih)(void*), void *handler_args)h](j')}(hvoidh]hvoid}(hj1hhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hj1hhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMubj)}(h h]h }(hj1hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj1hhhj1hMubj&()}(hj)(h]h*}(hj1hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj1hhhj1hMubj+)}(h amdgpu_dm_irq_register_interrupth]j1)}(h amdgpu_dm_irq_register_interrupth]h amdgpu_dm_irq_register_interrupt}(hj 2hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj2ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj1hhhj1hMubj')}(hk(struct amdgpu_device *adev, struct dc_interrupt_params *int_params, void (*ih)(void*), void *handler_args)h](j')}(hstruct amdgpu_device *adevh](j)}(hj h]hstruct}(hj'2hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj#2ubj)}(h h]h }(hj42hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj#2ubh)}(hhh]j1)}(h amdgpu_deviceh]h amdgpu_device}(hjE2hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjB2ubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjG2modnameN classnameNj=j@)}jC]j()}j (j 2sb"c.amdgpu_dm_irq_register_interruptasbuh1hhj#2ubj)}(h h]h }(hje2hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj#2ubj&()}(hj)(h]h*}(hjs2hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj#2ubj1)}(hadevh]hadev}(hj2hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj#2ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj2ubj')}(h&struct dc_interrupt_params *int_paramsh](j)}(hj h]hstruct}(hj2hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj2ubj)}(h h]h }(hj2hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj2ubh)}(hhh]j1)}(hdc_interrupt_paramsh]hdc_interrupt_params}(hj2hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj2ubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj2modnameN classnameNj=j@)}jC]ja2"c.amdgpu_dm_irq_register_interruptasbuh1hhj2ubj)}(h h]h }(hj2hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj2ubj&()}(hj)(h]h*}(hj2hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj2ubj1)}(h int_paramsh]h int_params}(hj2hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj2ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj2ubj')}(hvoid (*ih)(void*)h](j')}(hvoidh]hvoid}(hj 3hhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hj3ubj)}(h h]h }(hj3hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj3ubj&()}(h(h]h(}(hj%3hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj3ubj&()}(hj)(h]h*}(hj33hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj3ubj1)}(hihh]hih}(hj@3hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj3ubj&()}(h)h]h)}(hjN3hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj3ubj&()}(hj'3h]h(}(hj\3hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj3ubj')}(hvoidh]hvoid}(hji3hhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hj3ubj&()}(hj)(h]h*}(hjw3hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj3ubj&()}(hjP3h]h)}(hj3hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj3ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj2ubj')}(hvoid *handler_argsh](j')}(hvoidh]hvoid}(hj3hhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hj3ubj)}(h h]h }(hj3hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj3ubj&()}(hj)(h]h*}(hj3hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj3ubj1)}(h handler_argsh]h handler_args}(hj3hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj3ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj2ubeh}(h]h ]h"]h$]h&]jHjIuh1j'hj1hhhj1hMubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj1hhhj1hMubah}(h]j1ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj1hMhj1hhubj_)}(hhh]h)}(hRegister a handler within DM.h]hRegister a handler within DM.}(hj3hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj3hhubah}(h]h ]h"]h$]h&]uh1j^hj1hhhj1hMubeh}(h]h ](jfunctioneh"]h$]h&]jjjj4jj4jjjuh1jhhhj+hNhNubj)}(hX**Parameters** ``struct amdgpu_device *adev`` The base driver device containing the DM device. ``struct dc_interrupt_params *int_params`` Interrupt parameters containing the source, and handler context ``void (*ih)(void *)`` Function pointer to the interrupt handler to register ``void *handler_args`` Arguments passed to the handler when the interrupt occurs **Description** Register an interrupt handler for the given IRQ source, under the given context. The context can either be high or low. High context handlers are executed directly within ISR context, while low context is executed within a workqueue, thereby allowing operations that sleep. Registered handlers are called in a FIFO manner, i.e. the most recently registered handler will be called first. **Return** Handler data :c:type:`struct amdgpu_dm_irq_handler_data ` containing the IRQ source, handler function, and argsh](h)}(h**Parameters**h]j)}(hj4h]h Parameters}(hj4hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj4ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chM"hj 4ubj)}(hhh](j)}(hP``struct amdgpu_device *adev`` The base driver device containing the DM device. h](j)}(h``struct amdgpu_device *adev``h]j)}(hj04h]hstruct amdgpu_device *adev}(hj24hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj.4ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj*4ubj)}(hhh]h)}(h0The base driver device containing the DM device.h]h0The base driver device containing the DM device.}(hjI4hhhNhNubah}(h]h ]h"]h$]h&]uh1hhjE4hMhjF4ubah}(h]h ]h"]h$]h&]uh1jhj*4ubeh}(h]h ]h"]h$]h&]uh1jhjE4hMhj'4ubj)}(hk``struct dc_interrupt_params *int_params`` Interrupt parameters containing the source, and handler context h](j)}(h*``struct dc_interrupt_params *int_params``h]j)}(hji4h]h&struct dc_interrupt_params *int_params}(hjk4hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjg4ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chM hjc4ubj)}(hhh]h)}(h?Interrupt parameters containing the source, and handler contexth]h?Interrupt parameters containing the source, and handler context}(hj4hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj~4hM hj4ubah}(h]h ]h"]h$]h&]uh1jhjc4ubeh}(h]h ]h"]h$]h&]uh1jhj~4hM hj'4ubj)}(hM``void (*ih)(void *)`` Function pointer to the interrupt handler to register h](j)}(h``void (*ih)(void *)``h]j)}(hj4h]hvoid (*ih)(void *)}(hj4hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj4ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chM!hj4ubj)}(hhh]h)}(h5Function pointer to the interrupt handler to registerh]h5Function pointer to the interrupt handler to register}(hj4hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj4hM!hj4ubah}(h]h ]h"]h$]h&]uh1jhj4ubeh}(h]h ]h"]h$]h&]uh1jhj4hM!hj'4ubj)}(hQ``void *handler_args`` Arguments passed to the handler when the interrupt occurs h](j)}(h``void *handler_args``h]j)}(hj4h]hvoid *handler_args}(hj4hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj4ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chM"hj4ubj)}(hhh]h)}(h9Arguments passed to the handler when the interrupt occursh]h9Arguments passed to the handler when the interrupt occurs}(hj4hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj4hM"hj4ubah}(h]h ]h"]h$]h&]uh1jhj4ubeh}(h]h ]h"]h$]h&]uh1jhj4hM"hj'4ubeh}(h]h ]h"]h$]h&]uh1jhj 4ubh)}(h**Description**h]j)}(hj5h]h Description}(hj5hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj5ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chM$hj 4ubh)}(hXRegister an interrupt handler for the given IRQ source, under the given context. The context can either be high or low. High context handlers are executed directly within ISR context, while low context is executed within a workqueue, thereby allowing operations that sleep.h]hXRegister an interrupt handler for the given IRQ source, under the given context. The context can either be high or low. High context handlers are executed directly within ISR context, while low context is executed within a workqueue, thereby allowing operations that sleep.}(hj,5hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chM#hj 4ubh)}(hpRegistered handlers are called in a FIFO manner, i.e. the most recently registered handler will be called first.h]hpRegistered handlers are called in a FIFO manner, i.e. the most recently registered handler will be called first.}(hj;5hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chM(hj 4ubh)}(h **Return**h]j)}(hjL5h]hReturn}(hjN5hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjJ5ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chM+hj 4ubh)}(hHandler data :c:type:`struct amdgpu_dm_irq_handler_data ` containing the IRQ source, handler function, and argsh](h Handler data }(hjb5hhhNhNubh)}(hH:c:type:`struct amdgpu_dm_irq_handler_data `h]j)}(hjl5h]h!struct amdgpu_dm_irq_handler_data}(hjn5hhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjj5ubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjamdgpu_dm_irq_handler_datauh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chM,hjb5ubh6 containing the IRQ source, handler function, and args}(hjb5hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhj5hM,hj 4ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj+hhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j/amdgpu_dm_irq_unregister_interrupt (C function)$c.amdgpu_dm_irq_unregister_interrupthNtauh1jhj+hhhNhNubj)}(hhh](j)}(hmvoid amdgpu_dm_irq_unregister_interrupt (struct amdgpu_device *adev, enum dc_irq_source irq_source, void *ih)h]j)}(hlvoid amdgpu_dm_irq_unregister_interrupt(struct amdgpu_device *adev, enum dc_irq_source irq_source, void *ih)h](j')}(hvoidh]hvoid}(hj5hhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hj5hhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMjubj)}(h h]h }(hj5hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj5hhhj5hMjubj+)}(h"amdgpu_dm_irq_unregister_interrupth]j1)}(h"amdgpu_dm_irq_unregister_interrupth]h"amdgpu_dm_irq_unregister_interrupt}(hj5hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj5ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj5hhhj5hMjubj')}(hE(struct amdgpu_device *adev, enum dc_irq_source irq_source, void *ih)h](j')}(hstruct amdgpu_device *adevh](j)}(hj h]hstruct}(hj5hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj5ubj)}(h h]h }(hj5hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj5ubh)}(hhh]j1)}(h amdgpu_deviceh]h amdgpu_device}(hj6hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj 6ubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj6modnameN classnameNj=j@)}jC]j()}j (j5sb$c.amdgpu_dm_irq_unregister_interruptasbuh1hhj5ubj)}(h h]h }(hj/6hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj5ubj&()}(hj)(h]h*}(hj=6hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj5ubj1)}(hadevh]hadev}(hjJ6hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj5ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj5ubj')}(henum dc_irq_source irq_sourceh](j)}(henumh]henum}(hjc6hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj_6ubj)}(h h]h }(hjq6hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj_6ubh)}(hhh]j1)}(h dc_irq_sourceh]h dc_irq_source}(hj6hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj6ubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj6modnameN classnameNj=j@)}jC]j+6$c.amdgpu_dm_irq_unregister_interruptasbuh1hhj_6ubj)}(h h]h }(hj6hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj_6ubj1)}(h irq_sourceh]h irq_source}(hj6hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj_6ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj5ubj')}(hvoid *ihh](j')}(hvoidh]hvoid}(hj6hhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hj6ubj)}(h h]h }(hj6hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj6ubj&()}(hj)(h]h*}(hj6hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj6ubj1)}(hihh]hih}(hj6hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj6ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj5ubeh}(h]h ]h"]h$]h&]jHjIuh1j'hj5hhhj5hMjubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj5hhhj5hMjubah}(h]j5ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj5hMjhj5hhubj_)}(hhh]h)}(h&Remove a handler from the DM IRQ tableh]h&Remove a handler from the DM IRQ table}(hj7hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMjhj7hhubah}(h]h ]h"]h$]h&]uh1j^hj5hhhj5hMjubeh}(h]h ](jfunctioneh"]h$]h&]jjjj27jj27jjjuh1jhhhj+hNhNubj)}(hX**Parameters** ``struct amdgpu_device *adev`` The base driver device containing the DM device ``enum dc_irq_source irq_source`` IRQ source to remove the given handler from ``void *ih`` Function pointer to the interrupt handler to unregister **Description** Go through both low and high context IRQ tables, and find the given handler for the given irq source. If found, remove it. Otherwise, do nothing.h](h)}(h**Parameters**h]j)}(hj<7h]h Parameters}(hj>7hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj:7ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMnhj67ubj)}(hhh](j)}(hO``struct amdgpu_device *adev`` The base driver device containing the DM device h](j)}(h``struct amdgpu_device *adev``h]j)}(hj[7h]hstruct amdgpu_device *adev}(hj]7hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjY7ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMkhjU7ubj)}(hhh]h)}(h/The base driver device containing the DM deviceh]h/The base driver device containing the DM device}(hjt7hhhNhNubah}(h]h ]h"]h$]h&]uh1hhjp7hMkhjq7ubah}(h]h ]h"]h$]h&]uh1jhjU7ubeh}(h]h ]h"]h$]h&]uh1jhjp7hMkhjR7ubj)}(hN``enum dc_irq_source irq_source`` IRQ source to remove the given handler from h](j)}(h!``enum dc_irq_source irq_source``h]j)}(hj7h]henum dc_irq_source irq_source}(hj7hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj7ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMlhj7ubj)}(hhh]h)}(h+IRQ source to remove the given handler fromh]h+IRQ source to remove the given handler from}(hj7hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj7hMlhj7ubah}(h]h ]h"]h$]h&]uh1jhj7ubeh}(h]h ]h"]h$]h&]uh1jhj7hMlhjR7ubj)}(hE``void *ih`` Function pointer to the interrupt handler to unregister h](j)}(h ``void *ih``h]j)}(hj7h]hvoid *ih}(hj7hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj7ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMmhj7ubj)}(hhh]h)}(h7Function pointer to the interrupt handler to unregisterh]h7Function pointer to the interrupt handler to unregister}(hj7hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj7hMmhj7ubah}(h]h ]h"]h$]h&]uh1jhj7ubeh}(h]h ]h"]h$]h&]uh1jhj7hMmhjR7ubeh}(h]h ]h"]h$]h&]uh1jhj67ubh)}(h**Description**h]j)}(hj8h]h Description}(hj 8hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj8ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMohj67ubh)}(hGo through both low and high context IRQ tables, and find the given handler for the given irq source. If found, remove it. Otherwise, do nothing.h]hGo through both low and high context IRQ tables, and find the given handler for the given irq source. If found, remove it. Otherwise, do nothing.}(hj8hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMnhj67ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj+hhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jamdgpu_dm_irq_init (C function)c.amdgpu_dm_irq_inithNtauh1jhj+hhhNhNubj)}(hhh](j)}(h3int amdgpu_dm_irq_init (struct amdgpu_device *adev)h]j)}(h2int amdgpu_dm_irq_init(struct amdgpu_device *adev)h](j')}(hinth]hint}(hjM8hhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hjI8hhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMubj)}(h h]h }(hj\8hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjI8hhhj[8hMubj+)}(hamdgpu_dm_irq_inith]j1)}(hamdgpu_dm_irq_inith]hamdgpu_dm_irq_init}(hjn8hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjj8ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjI8hhhj[8hMubj')}(h(struct amdgpu_device *adev)h]j')}(hstruct amdgpu_device *adevh](j)}(hj h]hstruct}(hj8hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj8ubj)}(h h]h }(hj8hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj8ubh)}(hhh]j1)}(h amdgpu_deviceh]h amdgpu_device}(hj8hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj8ubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj8modnameN classnameNj=j@)}jC]j()}j (jp8sbc.amdgpu_dm_irq_initasbuh1hhj8ubj)}(h h]h }(hj8hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj8ubj&()}(hj)(h]h*}(hj8hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj8ubj1)}(hadevh]hadev}(hj8hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj8ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj8ubah}(h]h ]h"]h$]h&]jHjIuh1j'hjI8hhhj[8hMubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjE8hhhj[8hMubah}(h]j@8ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj[8hMhjB8hhubj_)}(hhh]h)}(hInitialize DM IRQ managementh]hInitialize DM IRQ management}(hj 9hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj 9hhubah}(h]h ]h"]h$]h&]uh1j^hjB8hhhj[8hMubeh}(h]h ](jfunctioneh"]h$]h&]jjjj%9jj%9jjjuh1jhhhj+hNhNubj)}(hXt**Parameters** ``struct amdgpu_device *adev`` The base driver device containing the DM device **Description** Initialize DM's high and low context IRQ tables. The N by M table contains N IRQ sources, with M :c:type:`struct amdgpu_dm_irq_handler_data ` hooked together in a linked list. The list_heads are initialized here. When an interrupt n is triggered, all m handlers are called in sequence, FIFO according to registration order. The low context table requires special steps to initialize, since handlers will be deferred to a workqueue. See :c:type:`struct irq_list_head `.h](h)}(h**Parameters**h]j)}(hj/9h]h Parameters}(hj19hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj-9ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj)9ubj)}(hhh]j)}(hO``struct amdgpu_device *adev`` The base driver device containing the DM device h](j)}(h``struct amdgpu_device *adev``h]j)}(hjN9h]hstruct amdgpu_device *adev}(hjP9hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjL9ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhjH9ubj)}(hhh]h)}(h/The base driver device containing the DM deviceh]h/The base driver device containing the DM device}(hjg9hhhNhNubah}(h]h ]h"]h$]h&]uh1hhjc9hMhjd9ubah}(h]h ]h"]h$]h&]uh1jhjH9ubeh}(h]h ]h"]h$]h&]uh1jhjc9hMhjE9ubah}(h]h ]h"]h$]h&]uh1jhj)9ubh)}(h**Description**h]j)}(hj9h]h Description}(hj9hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj9ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj)9ubh)}(h0Initialize DM's high and low context IRQ tables.h]h2Initialize DM’s high and low context IRQ tables.}(hj9hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj)9ubh)}(hX.The N by M table contains N IRQ sources, with M :c:type:`struct amdgpu_dm_irq_handler_data ` hooked together in a linked list. The list_heads are initialized here. When an interrupt n is triggered, all m handlers are called in sequence, FIFO according to registration order.h](h0The N by M table contains N IRQ sources, with M }(hj9hhhNhNubh)}(hH:c:type:`struct amdgpu_dm_irq_handler_data `h]j)}(hj9h]h!struct amdgpu_dm_irq_handler_data}(hj9hhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhj9ubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjamdgpu_dm_irq_handler_datauh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj9ubh hooked together in a linked list. The list_heads are initialized here. When an interrupt n is triggered, all m handlers are called in sequence, FIFO according to registration order.}(hj9hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhj9hMhj)9ubh)}(hThe low context table requires special steps to initialize, since handlers will be deferred to a workqueue. See :c:type:`struct irq_list_head `.h](hpThe low context table requires special steps to initialize, since handlers will be deferred to a workqueue. See }(hj9hhhNhNubh)}(h.:c:type:`struct irq_list_head `h]j)}(hj9h]hstruct irq_list_head}(hj9hhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhj9ubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAj irq_list_headuh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj9ubh.}(hj9hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhj:hMhj)9ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj+hhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jamdgpu_dm_irq_fini (C function)c.amdgpu_dm_irq_finihNtauh1jhj+hhhNhNubj)}(hhh](j)}(h4void amdgpu_dm_irq_fini (struct amdgpu_device *adev)h]j)}(h3void amdgpu_dm_irq_fini(struct amdgpu_device *adev)h](j')}(hvoidh]hvoid}(hj2:hhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hj.:hhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMubj)}(h h]h }(hjA:hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj.:hhhj@:hMubj+)}(hamdgpu_dm_irq_finih]j1)}(hamdgpu_dm_irq_finih]hamdgpu_dm_irq_fini}(hjS:hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjO:ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj.:hhhj@:hMubj')}(h(struct amdgpu_device *adev)h]j')}(hstruct amdgpu_device *adevh](j)}(hj h]hstruct}(hjo:hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjk:ubj)}(h h]h }(hj|:hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjk:ubh)}(hhh]j1)}(h amdgpu_deviceh]h amdgpu_device}(hj:hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj:ubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj:modnameN classnameNj=j@)}jC]j()}j (jU:sbc.amdgpu_dm_irq_finiasbuh1hhjk:ubj)}(h h]h }(hj:hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjk:ubj&()}(hj)(h]h*}(hj:hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjk:ubj1)}(hadevh]hadev}(hj:hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjk:ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjg:ubah}(h]h ]h"]h$]h&]jHjIuh1j'hj.:hhhj@:hMubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj*:hhhj@:hMubah}(h]j%:ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj@:hMhj':hhubj_)}(hhh]h)}(hTear down DM IRQ managementh]hTear down DM IRQ management}(hj:hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj:hhubah}(h]h ]h"]h$]h&]uh1j^hj':hhhj@:hMubeh}(h]h ](jfunctioneh"]h$]h&]jjjj ;jj ;jjjuh1jhhhj+hNhNubj)}(h**Parameters** ``struct amdgpu_device *adev`` The base driver device containing the DM device **Description** Flush all work within the low context IRQ table.h](h)}(h**Parameters**h]j)}(hj;h]h Parameters}(hj;hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj;ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj;ubj)}(hhh]j)}(hO``struct amdgpu_device *adev`` The base driver device containing the DM device h](j)}(h``struct amdgpu_device *adev``h]j)}(hj3;h]hstruct amdgpu_device *adev}(hj5;hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj1;ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj-;ubj)}(hhh]h)}(h/The base driver device containing the DM deviceh]h/The base driver device containing the DM device}(hjL;hhhNhNubah}(h]h ]h"]h$]h&]uh1hhjH;hMhjI;ubah}(h]h ]h"]h$]h&]uh1jhj-;ubeh}(h]h ]h"]h$]h&]uh1jhjH;hMhj*;ubah}(h]h ]h"]h$]h&]uh1jhj;ubh)}(h**Description**h]j)}(hjn;h]h Description}(hjp;hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjl;ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj;ubh)}(h0Flush all work within the low context IRQ table.h]h0Flush all work within the low context IRQ table.}(hj;hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj;ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj+hhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j"amdgpu_dm_irq_handler (C function)c.amdgpu_dm_irq_handlerhNtauh1jhj+hhhNhNubj)}(hhh](j)}(htint amdgpu_dm_irq_handler (struct amdgpu_device *adev, struct amdgpu_irq_src *source, struct amdgpu_iv_entry *entry)h]j)}(hsint amdgpu_dm_irq_handler(struct amdgpu_device *adev, struct amdgpu_irq_src *source, struct amdgpu_iv_entry *entry)h](j')}(hinth]hint}(hj;hhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hj;hhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMubj)}(h h]h }(hj;hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj;hhhj;hMubj+)}(hamdgpu_dm_irq_handlerh]j1)}(hamdgpu_dm_irq_handlerh]hamdgpu_dm_irq_handler}(hj;hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj;ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj;hhhj;hMubj')}(hZ(struct amdgpu_device *adev, struct amdgpu_irq_src *source, struct amdgpu_iv_entry *entry)h](j')}(hstruct amdgpu_device *adevh](j)}(hj h]hstruct}(hj;hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj;ubj)}(h h]h }(hj;hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj;ubh)}(hhh]j1)}(h amdgpu_deviceh]h amdgpu_device}(hj<hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj <ubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj<modnameN classnameNj=j@)}jC]j()}j (j;sbc.amdgpu_dm_irq_handlerasbuh1hhj;ubj)}(h h]h }(hj.<hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj;ubj&()}(hj)(h]h*}(hj<<hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj;ubj1)}(hadevh]hadev}(hjI<hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj;ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj;ubj')}(hstruct amdgpu_irq_src *sourceh](j)}(hj h]hstruct}(hjb<hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj^<ubj)}(h h]h }(hjo<hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj^<ubh)}(hhh]j1)}(hamdgpu_irq_srch]hamdgpu_irq_src}(hj<hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj}<ubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj<modnameN classnameNj=j@)}jC]j*<c.amdgpu_dm_irq_handlerasbuh1hhj^<ubj)}(h h]h }(hj<hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj^<ubj&()}(hj)(h]h*}(hj<hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj^<ubj1)}(hsourceh]hsource}(hj<hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj^<ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj;ubj')}(hstruct amdgpu_iv_entry *entryh](j)}(hj h]hstruct}(hj<hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj<ubj)}(h h]h }(hj<hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj<ubh)}(hhh]j1)}(hamdgpu_iv_entryh]hamdgpu_iv_entry}(hj<hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj<ubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj<modnameN classnameNj=j@)}jC]j*<c.amdgpu_dm_irq_handlerasbuh1hhj<ubj)}(h h]h }(hj=hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj<ubj&()}(hj)(h]h*}(hj=hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj<ubj1)}(hentryh]hentry}(hj)=hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj<ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj;ubeh}(h]h ]h"]h$]h&]jHjIuh1j'hj;hhhj;hMubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj;hhhj;hMubah}(h]j;ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj;hMhj;hhubj_)}(hhh]h)}(hGeneric DM IRQ handlerh]hGeneric DM IRQ handler}(hjS=hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhjP=hhubah}(h]h ]h"]h$]h&]uh1j^hj;hhhj;hMubeh}(h]h ](jfunctioneh"]h$]h&]jjjjk=jjk=jjjuh1jhhhj+hNhNubj)}(hXv**Parameters** ``struct amdgpu_device *adev`` amdgpu base driver device containing the DM device ``struct amdgpu_irq_src *source`` Unused ``struct amdgpu_iv_entry *entry`` Data about the triggered interrupt **Description** Calls all registered high irq work immediately, and schedules work for low irq. The DM IRQ table is used to find the corresponding handlers.h](h)}(h**Parameters**h]j)}(hju=h]h Parameters}(hjw=hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjs=ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhjo=ubj)}(hhh](j)}(hR``struct amdgpu_device *adev`` amdgpu base driver device containing the DM device h](j)}(h``struct amdgpu_device *adev``h]j)}(hj=h]hstruct amdgpu_device *adev}(hj=hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj=ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj=ubj)}(hhh]h)}(h2amdgpu base driver device containing the DM deviceh]h2amdgpu base driver device containing the DM device}(hj=hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj=hMhj=ubah}(h]h ]h"]h$]h&]uh1jhj=ubeh}(h]h ]h"]h$]h&]uh1jhj=hMhj=ubj)}(h)``struct amdgpu_irq_src *source`` Unused h](j)}(h!``struct amdgpu_irq_src *source``h]j)}(hj=h]hstruct amdgpu_irq_src *source}(hj=hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj=ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj=ubj)}(hhh]h)}(hUnusedh]hUnused}(hj=hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj=hMhj=ubah}(h]h ]h"]h$]h&]uh1jhj=ubeh}(h]h ]h"]h$]h&]uh1jhj=hMhj=ubj)}(hE``struct amdgpu_iv_entry *entry`` Data about the triggered interrupt h](j)}(h!``struct amdgpu_iv_entry *entry``h]j)}(hj>h]hstruct amdgpu_iv_entry *entry}(hj>hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj>ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj>ubj)}(hhh]h)}(h"Data about the triggered interrupth]h"Data about the triggered interrupt}(hj>hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj>hMhj>ubah}(h]h ]h"]h$]h&]uh1jhj>ubeh}(h]h ]h"]h$]h&]uh1jhj>hMhj=ubeh}(h]h ]h"]h$]h&]uh1jhjo=ubh)}(h**Description**h]j)}(hjA>h]h Description}(hjC>hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj?>ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhjo=ubh)}(hCalls all registered high irq work immediately, and schedules work for low irq. The DM IRQ table is used to find the corresponding handlers.h]hCalls all registered high irq work immediately, and schedules work for low irq. The DM IRQ table is used to find the corresponding handlers.}(hjW>hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhjo=ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj+hhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jamdgpu_dm_hpd_init (C function)c.amdgpu_dm_hpd_inithNtauh1jhj+hhhNhNubj)}(hhh](j)}(h4void amdgpu_dm_hpd_init (struct amdgpu_device *adev)h]j)}(h3void amdgpu_dm_hpd_init(struct amdgpu_device *adev)h](j')}(hvoidh]hvoid}(hj>hhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hj>hhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMzubj)}(h h]h }(hj>hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj>hhhj>hMzubj+)}(hamdgpu_dm_hpd_inith]j1)}(hamdgpu_dm_hpd_inith]hamdgpu_dm_hpd_init}(hj>hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj>ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj>hhhj>hMzubj')}(h(struct amdgpu_device *adev)h]j')}(hstruct amdgpu_device *adevh](j)}(hj h]hstruct}(hj>hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj>ubj)}(h h]h }(hj>hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj>ubh)}(hhh]j1)}(h amdgpu_deviceh]h amdgpu_device}(hj>hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj>ubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj>modnameN classnameNj=j@)}jC]j()}j (j>sbc.amdgpu_dm_hpd_initasbuh1hhj>ubj)}(h h]h }(hj?hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj>ubj&()}(hj)(h]h*}(hj?hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj>ubj1)}(hadevh]hadev}(hj?hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj>ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj>ubah}(h]h ]h"]h$]h&]jHjIuh1j'hj>hhhj>hMzubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj~>hhhj>hMzubah}(h]jy>ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj>hMzhj{>hhubj_)}(hhh]h)}(hhpd setup callback.h]hhpd setup callback.}(hjF?hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMzhjC?hhubah}(h]h ]h"]h$]h&]uh1j^hj{>hhhj>hMzubeh}(h]h ](jfunctioneh"]h$]h&]jjjj^?jj^?jjjuh1jhhhj+hNhNubj)}(h**Parameters** ``struct amdgpu_device *adev`` amdgpu_device pointer **Description** Setup the hpd pins used by the card (evergreen+). Enable the pin, set the polarity, and enable the hpd interrupts.h](h)}(h**Parameters**h]j)}(hjh?h]h Parameters}(hjj?hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjf?ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chM~hjb?ubj)}(hhh]j)}(h5``struct amdgpu_device *adev`` amdgpu_device pointer h](j)}(h``struct amdgpu_device *adev``h]j)}(hj?h]hstruct amdgpu_device *adev}(hj?hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj?ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chM|hj?ubj)}(hhh]h)}(hamdgpu_device pointerh]hamdgpu_device pointer}(hj?hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj?hM|hj?ubah}(h]h ]h"]h$]h&]uh1jhj?ubeh}(h]h ]h"]h$]h&]uh1jhj?hM|hj~?ubah}(h]h ]h"]h$]h&]uh1jhjb?ubh)}(h**Description**h]j)}(hj?h]h Description}(hj?hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj?ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chM~hjb?ubh)}(hrSetup the hpd pins used by the card (evergreen+). Enable the pin, set the polarity, and enable the hpd interrupts.h]hrSetup the hpd pins used by the card (evergreen+). Enable the pin, set the polarity, and enable the hpd interrupts.}(hj?hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chM}hjb?ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj+hhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jamdgpu_dm_hpd_fini (C function)c.amdgpu_dm_hpd_finihNtauh1jhj+hhhNhNubj)}(hhh](j)}(h4void amdgpu_dm_hpd_fini (struct amdgpu_device *adev)h]j)}(h3void amdgpu_dm_hpd_fini(struct amdgpu_device *adev)h](j')}(hvoidh]hvoid}(hj@hhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hj@hhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMubj)}(h h]h }(hj@hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj@hhhj@hMubj+)}(hamdgpu_dm_hpd_finih]j1)}(hamdgpu_dm_hpd_finih]hamdgpu_dm_hpd_fini}(hj(@hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj$@ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj@hhhj@hMubj')}(h(struct amdgpu_device *adev)h]j')}(hstruct amdgpu_device *adevh](j)}(hj h]hstruct}(hjD@hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj@@ubj)}(h h]h }(hjQ@hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj@@ubh)}(hhh]j1)}(h amdgpu_deviceh]h amdgpu_device}(hjb@hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj_@ubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjd@modnameN classnameNj=j@)}jC]j()}j (j*@sbc.amdgpu_dm_hpd_finiasbuh1hhj@@ubj)}(h h]h }(hj@hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj@@ubj&()}(hj)(h]h*}(hj@hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj@@ubj1)}(hadevh]hadev}(hj@hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj@@ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj<@ubah}(h]h ]h"]h$]h&]jHjIuh1j'hj@hhhj@hMubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj?hhhj@hMubah}(h]j?ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj@hMhj?hhubj_)}(hhh]h)}(hhpd tear down callback.h]hhpd tear down callback.}(hj@hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj@hhubah}(h]h ]h"]h$]h&]uh1j^hj?hhhj@hMubeh}(h]h ](jfunctioneh"]h$]h&]jjjj@jj@jjjuh1jhhhj+hNhNubj)}(h**Parameters** ``struct amdgpu_device *adev`` amdgpu_device pointer **Description** Tear down the hpd pins used by the card (evergreen+). Disable the hpd interrupts.h](h)}(h**Parameters**h]j)}(hj@h]h Parameters}(hj@hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj@ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj@ubj)}(hhh]j)}(h5``struct amdgpu_device *adev`` amdgpu_device pointer h](j)}(h``struct amdgpu_device *adev``h]j)}(hjAh]hstruct amdgpu_device *adev}(hj AhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjAubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhjAubj)}(hhh]h)}(hamdgpu_device pointerh]hamdgpu_device pointer}(hj!AhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjAhMhjAubah}(h]h ]h"]h$]h&]uh1jhjAubeh}(h]h ]h"]h$]h&]uh1jhjAhMhj@ubah}(h]h ]h"]h$]h&]uh1jhj@ubh)}(h**Description**h]j)}(hjCAh]h Description}(hjEAhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjAAubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj@ubh)}(hQTear down the hpd pins used by the card (evergreen+). Disable the hpd interrupts.h]hQTear down the hpd pins used by the card (evergreen+). Disable the hpd interrupts.}(hjYAhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:29: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_irq.chMhj@ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj+hhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jdm_pflip_high_irq (C function)c.dm_pflip_high_irqhNtauh1jhj+hhhNhNubj)}(hhh](j)}(h/void dm_pflip_high_irq (void *interrupt_params)h]j)}(h.void dm_pflip_high_irq(void *interrupt_params)h](j')}(hvoidh]hvoid}(hjAhhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hjAhhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:32: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chMubj)}(h h]h }(hjAhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjAhhhjAhMubj+)}(hdm_pflip_high_irqh]j1)}(hdm_pflip_high_irqh]hdm_pflip_high_irq}(hjAhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjAubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjAhhhjAhMubj')}(h(void *interrupt_params)h]j')}(hvoid *interrupt_paramsh](j')}(hvoidh]hvoid}(hjAhhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hjAubj)}(h h]h }(hjAhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjAubj&()}(hj)(h]h*}(hjAhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjAubj1)}(hinterrupt_paramsh]hinterrupt_params}(hjAhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjAubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjAubah}(h]h ]h"]h$]h&]jHjIuh1j'hjAhhhjAhMubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjAhhhjAhMubah}(h]j{Aah ](jVjWeh"]h$]h&]j[j\)j]huh1jhjAhMhj}Ahhubj_)}(hhh]h)}(hHandle pageflip interrupth]hHandle pageflip interrupt}(hjBhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:32: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chMhjBhhubah}(h]h ]h"]h$]h&]uh1j^hj}AhhhjAhMubeh}(h]h ](jfunctioneh"]h$]h&]jjjj0Bjj0Bjjjuh1jhhhj+hNhNubj)}(h**Parameters** ``void *interrupt_params`` ignored **Description** Handles the pageflip interrupt by notifying all interested parties that the pageflip has been completed.h](h)}(h**Parameters**h]j)}(hj:Bh]h Parameters}(hjEh]h Parameters}(hj@EhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj``struct drm_atomic_state *state`` The atomic state to commit h](j)}(h"``struct drm_atomic_state *state``h]j)}(hj]Eh]hstruct drm_atomic_state *state}(hj_EhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj[Eubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:41: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chMk*hjWEubj)}(hhh]h)}(hThe atomic state to commith]hThe atomic state to commit}(hjvEhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjrEhMk*hjsEubah}(h]h ]h"]h$]h&]uh1jhjWEubeh}(h]h ]h"]h$]h&]uh1jhjrEhMk*hjTEubah}(h]h ]h"]h$]h&]uh1jhj8Eubh)}(h**Description**h]j)}(hjEh]h Description}(hjEhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjEubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:41: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chMm*hj8Eubh)}(hThis will tell DC to commit the constructed DC state from atomic_check, programming the hardware. Any failures here implies a hardware failure, since atomic check should have filtered anything non-kosher.h]hThis will tell DC to commit the constructed DC state from atomic_check, programming the hardware. Any failures here implies a hardware failure, since atomic check should have filtered anything non-kosher.}(hjEhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:41: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chMl*hj8Eubeh}(h]h ] kernelindentah"]h$]h&]uh1jhjDhhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j#amdgpu_dm_atomic_check (C function)c.amdgpu_dm_atomic_checkhNtauh1jhjDhhhNhNubj)}(hhh](j)}(hSint amdgpu_dm_atomic_check (struct drm_device *dev, struct drm_atomic_state *state)h]j)}(hRint amdgpu_dm_atomic_check(struct drm_device *dev, struct drm_atomic_state *state)h](j')}(hinth]hint}(hjEhhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hjEhhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:41: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM0ubj)}(h h]h }(hjEhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjEhhhjEhM0ubj+)}(hamdgpu_dm_atomic_checkh]j1)}(hamdgpu_dm_atomic_checkh]hamdgpu_dm_atomic_check}(hjEhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjEubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjEhhhjEhM0ubj')}(h8(struct drm_device *dev, struct drm_atomic_state *state)h](j')}(hstruct drm_device *devh](j)}(hj h]hstruct}(hjFhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjFubj)}(h h]h }(hj'FhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjFubh)}(hhh]j1)}(h drm_deviceh]h drm_device}(hj8FhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj5Fubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj:FmodnameN classnameNj=j@)}jC]j()}j (jFsbc.amdgpu_dm_atomic_checkasbuh1hhjFubj)}(h h]h }(hjXFhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjFubj&()}(hj)(h]h*}(hjfFhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjFubj1)}(hdevh]hdev}(hjsFhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjFubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjFubj')}(hstruct drm_atomic_state *stateh](j)}(hj h]hstruct}(hjFhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjFubj)}(h h]h }(hjFhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjFubh)}(hhh]j1)}(hdrm_atomic_stateh]hdrm_atomic_state}(hjFhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjFubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjFmodnameN classnameNj=j@)}jC]jTFc.amdgpu_dm_atomic_checkasbuh1hhjFubj)}(h h]h }(hjFhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjFubj&()}(hj)(h]h*}(hjFhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjFubj1)}(hstateh]hstate}(hjFhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjFubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjFubeh}(h]h ]h"]h$]h&]jHjIuh1j'hjEhhhjEhM0ubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjEhhhjEhM0ubah}(h]jEah ](jVjWeh"]h$]h&]j[j\)j]huh1jhjEhM0hjEhhubj_)}(hhh]h)}(h*Atomic check implementation for AMDgpu DM.h]h*Atomic check implementation for AMDgpu DM.}(hj GhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:41: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM0hj Ghhubah}(h]h ]h"]h$]h&]uh1j^hjEhhhjEhM0ubeh}(h]h ](jfunctioneh"]h$]h&]jjjj%Gjj%Gjjjuh1jhhhjDhNhNubj)}(hX**Parameters** ``struct drm_device *dev`` The DRM device ``struct drm_atomic_state *state`` The atomic state to commit **Description** Validate that the given atomic state is programmable by DC into hardware. This involves constructing a :c:type:`struct dc_state ` reflecting the new hardware state we wish to commit, then querying DC to see if it is programmable. It's important not to modify the existing DC state. Otherwise, atomic_check may unexpectedly commit hardware changes. When validating the DC state, it's important that the right locks are acquired. For full updates case which removes/adds/updates streams on one CRTC while flipping on another CRTC, acquiring global lock will guarantee that any such full update commit will wait for completion of any outstanding flip using DRMs synchronization events. Note that DM adds the affected connectors for all CRTCs in state, when that might not seem necessary. This is because DC stream creation requires the DC sink, which is tied to the DRM connector state. Cleaning this up should be possible but non-trivial - a possible TODO item. **Return** -Error code if validation failed.h](h)}(h**Parameters**h]j)}(hj/Gh]h Parameters}(hj1GhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj-Gubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:41: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM0hj)Gubj)}(hhh](j)}(h*``struct drm_device *dev`` The DRM device h](j)}(h``struct drm_device *dev``h]j)}(hjNGh]hstruct drm_device *dev}(hjPGhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjLGubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:41: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM0hjHGubj)}(hhh]h)}(hThe DRM deviceh]hThe DRM device}(hjgGhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjcGhM0hjdGubah}(h]h ]h"]h$]h&]uh1jhjHGubeh}(h]h ]h"]h$]h&]uh1jhjcGhM0hjEGubj)}(h>``struct drm_atomic_state *state`` The atomic state to commit h](j)}(h"``struct drm_atomic_state *state``h]j)}(hjGh]hstruct drm_atomic_state *state}(hjGhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjGubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:41: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM0hjGubj)}(hhh]h)}(hThe atomic state to commith]hThe atomic state to commit}(hjGhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjGhM0hjGubah}(h]h ]h"]h$]h&]uh1jhjGubeh}(h]h ]h"]h$]h&]uh1jhjGhM0hjEGubeh}(h]h ]h"]h$]h&]uh1jhj)Gubh)}(h**Description**h]j)}(hjGh]h Description}(hjGhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjGubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:41: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM0hj)Gubh)}(hXeValidate that the given atomic state is programmable by DC into hardware. This involves constructing a :c:type:`struct dc_state ` reflecting the new hardware state we wish to commit, then querying DC to see if it is programmable. It's important not to modify the existing DC state. Otherwise, atomic_check may unexpectedly commit hardware changes.h](hgValidate that the given atomic state is programmable by DC into hardware. This involves constructing a }(hjGhhhNhNubh)}(h$:c:type:`struct dc_state `h]j)}(hjGh]hstruct dc_state}(hjGhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjGubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjdc_stateuh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:41: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM0hjGubh reflecting the new hardware state we wish to commit, then querying DC to see if it is programmable. It’s important not to modify the existing DC state. Otherwise, atomic_check may unexpectedly commit hardware changes.}(hjGhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhjGhM0hj)Gubh)}(hXNWhen validating the DC state, it's important that the right locks are acquired. For full updates case which removes/adds/updates streams on one CRTC while flipping on another CRTC, acquiring global lock will guarantee that any such full update commit will wait for completion of any outstanding flip using DRMs synchronization events.h]hXPWhen validating the DC state, it’s important that the right locks are acquired. For full updates case which removes/adds/updates streams on one CRTC while flipping on another CRTC, acquiring global lock will guarantee that any such full update commit will wait for completion of any outstanding flip using DRMs synchronization events.}(hj HhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:41: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM0hj)Gubh)}(hXNote that DM adds the affected connectors for all CRTCs in state, when that might not seem necessary. This is because DC stream creation requires the DC sink, which is tied to the DRM connector state. Cleaning this up should be possible but non-trivial - a possible TODO item.h]hXNote that DM adds the affected connectors for all CRTCs in state, when that might not seem necessary. This is because DC stream creation requires the DC sink, which is tied to the DRM connector state. Cleaning this up should be possible but non-trivial - a possible TODO item.}(hjHhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:41: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM0hj)Gubh)}(h **Return**h]j)}(hj*Hh]hReturn}(hj,HhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj(Hubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:41: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM0hj)Gubh)}(h!-Error code if validation failed.h]h!-Error code if validation failed.}(hj@HhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:41: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.chM0hj)Gubeh}(h]h ] kernelindentah"]h$]h&]uh1jhjDhhhNhNubeh}(h]jOah ]h"]atomic implementationah$]h&]uh1hhhhhhhhK$ubh)}(hhh](h)}(hColor Management Propertiesh]hColor Management Properties}(hj`HhhhNhNubah}(h]h ]h"]h$]h&]hjkuh1hhj]HhhhhhK-ubh)}(hWe have three types of color management in the AMD display driver. 1. the legacy :c:type:`drm_crtc` DEGAMMA, CTM, and GAMMA properties 2. AMD driver private color management on :c:type:`drm_plane` and :c:type:`drm_crtc` 3. AMD plane color pipelineh](hQWe have three types of color management in the AMD display driver. 1. the legacy }(hjnHhhhNhNubh)}(h:c:type:`drm_crtc`h]j)}(hjxHh]hdrm_crtc}(hjzHhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjvHubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjdrm_crtcuh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chK%hjnHubhN DEGAMMA, CTM, and GAMMA properties 2. AMD driver private color management on }(hjnHhhhNhNubh)}(h:c:type:`drm_plane`h]j)}(hjHh]h drm_plane}(hjHhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjHubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAj drm_planeuh1hhjHhK%hjnHubh and }(hjnHhhhNhNubh)}(h:c:type:`drm_crtc`h]j)}(hjHh]hdrm_crtc}(hjHhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjHubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjdrm_crtcuh1hhjHhK%hjnHubh 3. AMD plane color pipeline}(hjnHhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhjHhK%hj]Hhhubh)}(hXThe CRTC properties are the original color management. When they were implemented per-plane color management was not a thing yet. Because of that we could get away with plumbing the DEGAMMA and CTM properties to pre-blending HW functions. This is incompatible with per-plane color management, such as via the AMD private properties or the new drm_plane color pipeline. The only compatible CRTC property with per-plane color management is the GAMMA property as it is applied post-blending.h]hXThe CRTC properties are the original color management. When they were implemented per-plane color management was not a thing yet. Because of that we could get away with plumbing the DEGAMMA and CTM properties to pre-blending HW functions. This is incompatible with per-plane color management, such as via the AMD private properties or the new drm_plane color pipeline. The only compatible CRTC property with per-plane color management is the GAMMA property as it is applied post-blending.}(hjHhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chK*hj]Hhhubh)}(hX4The AMD driver private color management properties are only exposed when the kernel is built explicitly with -DAMD_PRIVATE_COLOR. They are temporary building blocks on the path to full-fledged :c:type:`drm_plane` and :c:type:`drm_crtc` color pipelines and lay the driver's groundwork for the color pipelines.h](hThe AMD driver private color management properties are only exposed when the kernel is built explicitly with -DAMD_PRIVATE_COLOR. They are temporary building blocks on the path to full-fledged }(hjHhhhNhNubh)}(h:c:type:`drm_plane`h]j)}(hjHh]h drm_plane}(hjIhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjHubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAj drm_planeuh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chK3hjHubh and }(hjHhhhNhNubh)}(h:c:type:`drm_crtc`h]j)}(hj#Ih]hdrm_crtc}(hj%IhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhj!Iubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjdrm_crtcuh1hhjIhK3hjHubhK color pipelines and lay the driver’s groundwork for the color pipelines.}(hjHhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhjIhK3hj]Hhhubh)}(hzThe AMD plane color pipeline describes AMD's :c:type:`drm_colorops` via the :c:type:`drm_plane`'s COLOR_PIPELINE property.h](h/The AMD plane color pipeline describes AMD’s }(hjJIhhhNhNubh)}(h:c:type:`drm_colorops`h]j)}(hjTIh]h drm_colorops}(hjVIhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjRIubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAj drm_coloropsuh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chK9hjJIubh via the }(hjJIhhhNhNubh)}(h:c:type:`drm_plane`h]j)}(hjxIh]h drm_plane}(hjzIhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjvIubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAj drm_planeuh1hhjqIhK9hjJIubh’s COLOR_PIPELINE property.}(hjJIhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhjqIhK9hj]Hhhubh)}(hhh](h)}(hdrm_crtc Propertiesh]hdrm_crtc Properties}(hjIhhhNhNubah}(h]h ]h"]h$]h&]hjuh1hhjIhNhNubh)}(hYThe DC interface to HW gives us the following color management blocks per pipe (surface):h]hYThe DC interface to HW gives us the following color management blocks per pipe (surface):}(hjIhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chK?hjIubh)}(hhh](h)}(hInput gamma LUT (de-normalized)h]h)}(hjIh]hInput gamma LUT (de-normalized)}(hjIhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKBhjIubah}(h]h ]h"]h$]h&]uh1hhjIubh)}(hInput CSC (normalized)h]h)}(hjIh]hInput CSC (normalized)}(hjIhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKChjIubah}(h]h ]h"]h$]h&]uh1hhjIubh)}(h Surface degamma LUT (normalized)h]h)}(hjIh]h Surface degamma LUT (normalized)}(hjIhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKDhjIubah}(h]h ]h"]h$]h&]uh1hhjIubh)}(hSurface CSC (normalized)h]h)}(hj Jh]hSurface CSC (normalized)}(hjJhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKEhj Jubah}(h]h ]h"]h$]h&]uh1hhjIubh)}(h Surface regamma LUT (normalized)h]h)}(hj$Jh]h Surface regamma LUT (normalized)}(hj&JhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKFhj"Jubah}(h]h ]h"]h$]h&]uh1hhjIubh)}(hOutput CSC (normalized) h]h)}(hOutput CSC (normalized)h]hOutput CSC (normalized)}(hj>JhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKGhj:Jubah}(h]h ]h"]h$]h&]uh1hhjIubeh}(h]h ]h"]h$]h&]j)j)uh1hhjIhKBhjIubh)}(hBut these aren't a direct mapping to DRM color properties. The current DRM interface exposes CRTC degamma, CRTC CTM and CRTC regamma while our hardware is essentially giving:h]hBut these aren’t a direct mapping to DRM color properties. The current DRM interface exposes CRTC degamma, CRTC CTM and CRTC regamma while our hardware is essentially giving:}(hjYJhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKIhjIubh)}(hEPlane CTM -> Plane degamma -> Plane CTM -> Plane regamma -> Plane CTMh]hEPlane CTM -> Plane degamma -> Plane CTM -> Plane regamma -> Plane CTM}(hjhJhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKMhjIubh)}(hXThe input gamma LUT block isn't really applicable here since it operates on the actual input data itself rather than the HW fp representation. The input and output CSC blocks are technically available to use as part of the DC interface but are typically used internally by DC for conversions between color spaces. These could be blended together with user adjustments in the future but for now these should remain untouched.h]hXThe input gamma LUT block isn’t really applicable here since it operates on the actual input data itself rather than the HW fp representation. The input and output CSC blocks are technically available to use as part of the DC interface but are typically used internally by DC for conversions between color spaces. These could be blended together with user adjustments in the future but for now these should remain untouched.}(hjwJhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKOhjIubh)}(hX!The pipe blending also happens after these blocks so we don't actually support any CRTC props with correct blending with multiple planes - but we can still support CRTC color management properties in DM in most single plane cases correctly with clever management of the DC interface in DM.h]hX#The pipe blending also happens after these blocks so we don’t actually support any CRTC props with correct blending with multiple planes - but we can still support CRTC color management properties in DM in most single plane cases correctly with clever management of the DC interface in DM.}(hjJhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKWhjIubh)}(hAs per DRM documentation, blocks should be in hardware bypass when their respective property is set to NULL. A linear DGM/RGM LUT should also considered as putting the respective block into bypass mode.h]hAs per DRM documentation, blocks should be in hardware bypass when their respective property is set to NULL. A linear DGM/RGM LUT should also considered as putting the respective block into bypass mode.}(hjJhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chK]hjIubh)}(hIThis means that the following configuration is assumed to be the default:h]hIThis means that the following configuration is assumed to be the default:}(hjJhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKahjIubh)}(huPlane DGM Bypass -> Plane CTM Bypass -> Plane RGM Bypass -> ... CRTC DGM Bypass -> CRTC CTM Bypass -> CRTC RGM Bypassh]huPlane DGM Bypass -> Plane CTM Bypass -> Plane RGM Bypass -> ... CRTC DGM Bypass -> CRTC CTM Bypass -> CRTC RGM Bypass}(hjJhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKdhjIubeh}(h]jah ]h"]drm_crtc propertiesah$]h&]uh1hhj]HhhhNhNubh)}(hhh](h)}(h)AMD Private Color Management on drm_planeh]h)AMD Private Color Management on drm_plane}(hjJhhhNhNubah}(h]h ]h"]h$]h&]hjuh1hhjJhNhNubh)}(hIThe AMD private color management properties on a :c:type:`drm_plane` are:h](h1The AMD private color management properties on a }(hjJhhhNhNubh)}(h:c:type:`drm_plane`h]j)}(hjJh]h drm_plane}(hjJhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjJubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAj drm_planeuh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKjhjJubh are:}(hjJhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhjKhKjhjJubh)}(hhh](h)}(hAMD_PLANE_DEGAMMA_LUTh]h)}(hjKh]hAMD_PLANE_DEGAMMA_LUT}(hjKhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKlhjKubah}(h]h ]h"]h$]h&]uh1hhj Kubh)}(hAMD_PLANE_DEGAMMA_LUT_SIZEh]h)}(hj)Kh]hAMD_PLANE_DEGAMMA_LUT_SIZE}(hj+KhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKmhj'Kubah}(h]h ]h"]h$]h&]uh1hhj Kubh)}(hAMD_PLANE_DEGAMMA_TFh]h)}(hjAKh]hAMD_PLANE_DEGAMMA_TF}(hjCKhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKnhj?Kubah}(h]h ]h"]h$]h&]uh1hhj Kubh)}(hAMD_PLANE_HDR_MULTh]h)}(hjYKh]hAMD_PLANE_HDR_MULT}(hj[KhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKohjWKubah}(h]h ]h"]h$]h&]uh1hhj Kubh)}(h AMD_PLANE_CTMh]h)}(hjqKh]h AMD_PLANE_CTM}(hjsKhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKphjoKubah}(h]h ]h"]h$]h&]uh1hhj Kubh)}(hAMD_PLANE_SHAPER_LUTh]h)}(hjKh]hAMD_PLANE_SHAPER_LUT}(hjKhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKqhjKubah}(h]h ]h"]h$]h&]uh1hhj Kubh)}(hAMD_PLANE_SHAPER_LUT_SIZEh]h)}(hjKh]hAMD_PLANE_SHAPER_LUT_SIZE}(hjKhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKrhjKubah}(h]h ]h"]h$]h&]uh1hhj Kubh)}(hAMD_PLANE_SHAPER_TFh]h)}(hjKh]hAMD_PLANE_SHAPER_TF}(hjKhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKshjKubah}(h]h ]h"]h$]h&]uh1hhj Kubh)}(hAMD_PLANE_LUT3Dh]h)}(hjKh]hAMD_PLANE_LUT3D}(hjKhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKthjKubah}(h]h ]h"]h$]h&]uh1hhj Kubh)}(hAMD_PLANE_LUT3D_SIZEh]h)}(hjKh]hAMD_PLANE_LUT3D_SIZE}(hjKhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKuhjKubah}(h]h ]h"]h$]h&]uh1hhj Kubh)}(hAMD_PLANE_BLEND_LUTh]h)}(hjLh]hAMD_PLANE_BLEND_LUT}(hjLhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKvhjKubah}(h]h ]h"]h$]h&]uh1hhj Kubh)}(hAMD_PLANE_BLEND_LUT_SIZEh]h)}(hjLh]hAMD_PLANE_BLEND_LUT_SIZE}(hjLhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKwhjLubah}(h]h ]h"]h$]h&]uh1hhj Kubh)}(hAMD_PLANE_BLEND_TF h]h)}(hAMD_PLANE_BLEND_TFh]hAMD_PLANE_BLEND_TF}(hj3LhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKxhj/Lubah}(h]h ]h"]h$]h&]uh1hhj Kubeh}(h]h ]h"]h$]h&]j)j)uh1hhj KhKlhjJubh)}(hEThe AMD private color management property on a :c:type:`drm_crtc` is:h](h/The AMD private color management property on a }(hjNLhhhNhNubh)}(h:c:type:`drm_crtc`h]j)}(hjXLh]hdrm_crtc}(hjZLhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjVLubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjdrm_crtcuh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKzhjNLubh is:}(hjNLhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhjuLhKzhjJubh)}(hhh]h)}(hAMD_CRTC_REGAMMA_TF h]h)}(hAMD_CRTC_REGAMMA_TFh]hAMD_CRTC_REGAMMA_TF}(hjLhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chK|hjLubah}(h]h ]h"]h$]h&]uh1hhjLubah}(h]h ]h"]h$]h&]j)j)uh1hhjLhK|hjJubh)}(h'Use of these properties is discouraged.h]h'Use of these properties is discouraged.}(hjLhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chK~hjJubeh}(h]jah ]h"])amd private color management on drm_planeah$]h&]uh1hhj]HhhhNhNubh)}(hhh](h)}(hAMD plane color pipelineh]hAMD plane color pipeline}(hjLhhhNhNubah}(h]h ]h"]h$]h&]hjuh1hhjLhNhNubh)}(hThe AMD :c:type:`drm_plane` color pipeline is advertised for DCN generations 3.0 and newer. It exposes these elements in this order:h](hThe AMD }(hjLhhhNhNubh)}(h:c:type:`drm_plane`h]j)}(hjLh]h drm_plane}(hjLhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjLubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAj drm_planeuh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKhjLubhi color pipeline is advertised for DCN generations 3.0 and newer. It exposes these elements in this order:}(hjLhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhjLhKhjLubhenumerated_list)}(hhh](h)}(h1D curve coloroph]h)}(hjMh]h1D curve colorop}(hjMhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKhjMubah}(h]h ]h"]h$]h&]uh1hhjLubh)}(h Multiplierh]h)}(hjMh]h Multiplier}(hjMhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKhjMubah}(h]h ]h"]h$]h&]uh1hhjLubh)}(h3x4 CTMh]h)}(hj2Mh]h3x4 CTM}(hj4MhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKhj0Mubah}(h]h ]h"]h$]h&]uh1hhjLubh)}(h1D curve coloroph]h)}(hjJMh]h1D curve colorop}(hjLMhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKhjHMubah}(h]h ]h"]h$]h&]uh1hhjLubh)}(h1D LUTh]h)}(hjbMh]h1D LUT}(hjdMhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKhj`Mubah}(h]h ]h"]h$]h&]uh1hhjLubh)}(h3D LUTh]h)}(hjzMh]h3D LUT}(hj|MhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKhjxMubah}(h]h ]h"]h$]h&]uh1hhjLubh)}(h1D curve coloroph]h)}(hjMh]h1D curve colorop}(hjMhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKhjMubah}(h]h ]h"]h$]h&]uh1hhjLubh)}(h1D LUT h]h)}(h1D LUTh]h1D LUT}(hjMhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKhjMubah}(h]h ]h"]h$]h&]uh1hhjLubeh}(h]h ]h"]h$]h&]enumtypearabicprefixhsuffix.uh1jLhjLubh)}(hKThe multiplier (#2) is a simple multiplier that is applied to all channels.h]hKThe multiplier (#2) is a simple multiplier that is applied to all channels.}(hjMhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKhjLubh)}(h(The 3x4 CTM (#3) is a simple 3x4 matrix.h]h(The 3x4 CTM (#3) is a simple 3x4 matrix.}(hjMhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKhjLubh)}(h#1, and #7 are non-linear to linear curves. #4 is a linear to non-linear curve. They support sRGB, PQ, and BT.709/BT.2020 EOTFs or their inverse.h]h#1, and #7 are non-linear to linear curves. #4 is a linear to non-linear curve. They support sRGB, PQ, and BT.709/BT.2020 EOTFs or their inverse.}(hjMhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKhjLubh)}(h2The 1D LUTs (#5 and #8) are plain 4096 entry LUTs.h]h2The 1D LUTs (#5 and #8) are plain 4096 entry LUTs.}(hjMhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKhjLubh)}(h;The 3DLUT (#6) is a tetrahedrally interpolated 17 cube LUT.h]h;The 3DLUT (#6) is a tetrahedrally interpolated 17 cube LUT.}(hjNhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:47: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKhjLubeh}(h]jah ]h"]amd plane color pipelineah$]h&]uh1hhj]HhhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j%amdgpu_dm_init_color_mod (C function)c.amdgpu_dm_init_color_modhNtauh1jhj]HhhhNhNubj)}(hhh](j)}(h$void amdgpu_dm_init_color_mod (void)h]j)}(h#void amdgpu_dm_init_color_mod(void)h](j')}(hvoidh]hvoid}(hj7NhhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hj3Nhhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKubj)}(h h]h }(hjFNhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj3NhhhjENhKubj+)}(hamdgpu_dm_init_color_modh]j1)}(hamdgpu_dm_init_color_modh]hamdgpu_dm_init_color_mod}(hjXNhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjTNubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj3NhhhjENhKubj')}(h(void)h]j')}(hvoidh]j')}(hvoidh]hvoid}(hjtNhhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hjpNubah}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjlNubah}(h]h ]h"]h$]h&]jHjIuh1j'hj3NhhhjENhKubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj/NhhhjENhKubah}(h]j*Nah ](jVjWeh"]h$]h&]j[j\)j]huh1jhjENhKhj,Nhhubj_)}(hhh]h)}(hInitialize the color module.h]hInitialize the color module.}(hjNhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKhjNhhubah}(h]h ]h"]h$]h&]uh1j^hj,NhhhjENhKubeh}(h]h ](jfunctioneh"]h$]h&]jjjjNjjNjjjuh1jhhhj]HhNhNubj)}(h**Parameters** ``void`` no arguments **Description** We're not using the full color module, only certain components. Only call setup functions for components that we need.h](h)}(h**Parameters**h]j)}(hjNh]h Parameters}(hjNhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKhjNubj)}(hhh]j)}(h``void`` no arguments h](j)}(h``void``h]j)}(hjNh]hvoid}(hjNhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjNubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKhjNubj)}(hhh]h)}(h no argumentsh]h no arguments}(hjNhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjNhKhjNubah}(h]h ]h"]h$]h&]uh1jhjNubeh}(h]h ]h"]h$]h&]uh1jhjNhKhjNubah}(h]h ]h"]h$]h&]uh1jhjNubh)}(h**Description**h]j)}(hjOh]h Description}(hjOhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjOubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKhjNubh)}(hvWe're not using the full color module, only certain components. Only call setup functions for components that we need.h]hxWe’re not using the full color module, only certain components. Only call setup functions for components that we need.}(hj0OhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chKhjNubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj]HhhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j__extract_blob_lut (C function)c.__extract_blob_luthNtauh1jhj]HhhhNhNubj)}(hhh](j)}(hfconst struct drm_color_lut * __extract_blob_lut (const struct drm_property_blob *blob, uint32_t *size)h]j)}(hdconst struct drm_color_lut *__extract_blob_lut(const struct drm_property_blob *blob, uint32_t *size)h](j)}(hconsth]hconst}(hj_OhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj[Ohhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMubj)}(h h]h }(hjnOhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj[OhhhjmOhMubj)}(hj h]hstruct}(hj|OhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj[OhhhjmOhMubj)}(h h]h }(hjOhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj[OhhhjmOhMubh)}(hhh]j1)}(h drm_color_luth]h drm_color_lut}(hjOhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjOubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjOmodnameN classnameNj=j@)}jC]j()}j (__extract_blob_lutsbc.__extract_blob_lutasbuh1hhj[OhhhjmOhMubj)}(h h]h }(hjOhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj[OhhhjmOhMubj&()}(hj)(h]h*}(hjOhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj[OhhhjmOhMubj+)}(h__extract_blob_luth]j1)}(hjOh]h__extract_blob_lut}(hjOhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjOubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj[OhhhjmOhMubj')}(h6(const struct drm_property_blob *blob, uint32_t *size)h](j')}(h$const struct drm_property_blob *blobh](j)}(hjaOh]hconst}(hjOhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjOubj)}(h h]h }(hjPhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjOubj)}(hj h]hstruct}(hjPhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjOubj)}(h h]h }(hjPhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjOubh)}(hhh]j1)}(hdrm_property_blobh]hdrm_property_blob}(hj.PhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj+Pubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj0PmodnameN classnameNj=j@)}jC]jOc.__extract_blob_lutasbuh1hhjOubj)}(h h]h }(hjLPhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjOubj&()}(hj)(h]h*}(hjZPhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjOubj1)}(hblobh]hblob}(hjgPhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjOubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjOubj')}(huint32_t *sizeh](h)}(hhh]j1)}(huint32_th]huint32_t}(hjPhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjPubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjPmodnameN classnameNj=j@)}jC]jOc.__extract_blob_lutasbuh1hhj|Pubj)}(h h]h }(hjPhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj|Pubj&()}(hj)(h]h*}(hjPhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj|Pubj1)}(hsizeh]hsize}(hjPhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj|Pubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjOubeh}(h]h ]h"]h$]h&]jHjIuh1j'hj[OhhhjmOhMubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjWOhhhjmOhMubah}(h]jROah ](jVjWeh"]h$]h&]j[j\)j]huh1jhjmOhMhjTOhhubj_)}(hhh]h)}(h.Extracts the DRM lut and lut size from a blob.h]h.Extracts the DRM lut and lut size from a blob.}(hjPhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjPhhubah}(h]h ]h"]h$]h&]uh1j^hjTOhhhjmOhMubeh}(h]h ](jfunctioneh"]h$]h&]jjjjPjjPjjjuh1jhhhj]HhNhNubj)}(h**Parameters** ``const struct drm_property_blob *blob`` DRM color mgmt property blob ``uint32_t *size`` lut size **Return** DRM LUT or NULLh](h)}(h**Parameters**h]j)}(hjQh]h Parameters}(hj QhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjQubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjQubj)}(hhh](j)}(hF``const struct drm_property_blob *blob`` DRM color mgmt property blob h](j)}(h(``const struct drm_property_blob *blob``h]j)}(hj'Qh]h$const struct drm_property_blob *blob}(hj)QhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj%Qubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj!Qubj)}(hhh]h)}(hDRM color mgmt property blobh]hDRM color mgmt property blob}(hj@QhhhNhNubah}(h]h ]h"]h$]h&]uh1hhj``const struct drm_color_lut *lut`` given lut to check values h](j)}(h#``const struct drm_color_lut *lut``h]j)}(hjUh]hconst struct drm_color_lut *lut}(hjUhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjUubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjUubj)}(hhh]h)}(hgiven lut to check valuesh]hgiven lut to check values}(hjUhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjUhMhjUubah}(h]h ]h"]h$]h&]uh1jhjUubeh}(h]h ]h"]h$]h&]uh1jhjUhMhjUubj)}(h``uint32_t size`` lut size h](j)}(h``uint32_t size``h]j)}(hjUh]h uint32_t size}(hjUhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjUubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjUubj)}(hhh]h)}(hlut sizeh]hlut size}(hjVhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjVhMhjVubah}(h]h ]h"]h$]h&]uh1jhjUubeh}(h]h ]h"]h$]h&]uh1jhjVhMhjUubeh}(h]h ]h"]h$]h&]uh1jhjUubh)}(h**Description**h]j)}(hj8Vh]h Description}(hj:VhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj6Vubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjUubh)}(hIt is considered linear if the lut represents: f(a) = (0xFF00/MAX_COLOR_LUT_ENTRIES-1)a; for integer a in [0, MAX_COLOR_LUT_ENTRIES)h]hIt is considered linear if the lut represents: f(a) = (0xFF00/MAX_COLOR_LUT_ENTRIES-1)a; for integer a in [0, MAX_COLOR_LUT_ENTRIES)}(hjNVhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjUubh)}(h **Return**h]j)}(hj_Vh]hReturn}(hjaVhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj]Vubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjUubh)}(hfTrue if the given lut is a linear mapping of values, i.e. it acts like a bypass LUT. Otherwise, false.h]hfTrue if the given lut is a linear mapping of values, i.e. it acts like a bypass LUT. Otherwise, false.}(hjuVhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjUubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj]HhhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j"__drm_lut_to_dc_gamma (C function)c.__drm_lut_to_dc_gammahNtauh1jhj]HhhhNhNubj)}(hhh](j)}(hdvoid __drm_lut_to_dc_gamma (const struct drm_color_lut *lut, struct dc_gamma *gamma, bool is_legacy)h]j)}(hcvoid __drm_lut_to_dc_gamma(const struct drm_color_lut *lut, struct dc_gamma *gamma, bool is_legacy)h](j')}(hvoidh]hvoid}(hjVhhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hjVhhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMubj)}(h h]h }(hjVhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjVhhhjVhMubj+)}(h__drm_lut_to_dc_gammah]j1)}(h__drm_lut_to_dc_gammah]h__drm_lut_to_dc_gamma}(hjVhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjVubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjVhhhjVhMubj')}(hI(const struct drm_color_lut *lut, struct dc_gamma *gamma, bool is_legacy)h](j')}(hconst struct drm_color_lut *luth](j)}(hjaOh]hconst}(hjVhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjVubj)}(h h]h }(hjVhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjVubj)}(hj h]hstruct}(hjVhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjVubj)}(h h]h }(hj WhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjVubh)}(hhh]j1)}(h drm_color_luth]h drm_color_lut}(hjWhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjWubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjWmodnameN classnameNj=j@)}jC]j()}j (jVsbc.__drm_lut_to_dc_gammaasbuh1hhjVubj)}(h h]h }(hj:WhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjVubj&()}(hj)(h]h*}(hjHWhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjVubj1)}(hluth]hlut}(hjUWhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjVubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjVubj')}(hstruct dc_gamma *gammah](j)}(hj h]hstruct}(hjnWhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjjWubj)}(h h]h }(hj{WhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjjWubh)}(hhh]j1)}(hdc_gammah]hdc_gamma}(hjWhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjWubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjWmodnameN classnameNj=j@)}jC]j6Wc.__drm_lut_to_dc_gammaasbuh1hhjjWubj)}(h h]h }(hjWhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjjWubj&()}(hj)(h]h*}(hjWhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjjWubj1)}(hgammah]hgamma}(hjWhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjjWubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjVubj')}(hbool is_legacyh](j')}(hjbTh]hbool}(hjWhhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hjWubj)}(h h]h }(hjWhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjWubj1)}(h is_legacyh]h is_legacy}(hjWhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjWubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjVubeh}(h]h ]h"]h$]h&]jHjIuh1j'hjVhhhjVhMubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjVhhhjVhMubah}(h]jVah ](jVjWeh"]h$]h&]j[j\)j]huh1jhjVhMhjVhhubj_)}(hhh]h)}(h&convert the drm_color_lut to dc_gamma.h]h&convert the drm_color_lut to dc_gamma.}(hj#XhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj Xhhubah}(h]h ]h"]h$]h&]uh1j^hjVhhhjVhMubeh}(h]h ](jfunctioneh"]h$]h&]jjjj;Xjj;Xjjjuh1jhhhj]HhNhNubj)}(hX**Parameters** ``const struct drm_color_lut *lut`` DRM lookup table for color conversion ``struct dc_gamma *gamma`` DC gamma to set entries ``bool is_legacy`` legacy or atomic gamma **Description** The conversion depends on the size of the lut - whether or not it's legacy.h](h)}(h**Parameters**h]j)}(hjEXh]h Parameters}(hjGXhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjCXubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj?Xubj)}(hhh](j)}(hJ``const struct drm_color_lut *lut`` DRM lookup table for color conversion h](j)}(h#``const struct drm_color_lut *lut``h]j)}(hjdXh]hconst struct drm_color_lut *lut}(hjfXhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjbXubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj^Xubj)}(hhh]h)}(h%DRM lookup table for color conversionh]h%DRM lookup table for color conversion}(hj}XhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjyXhMhjzXubah}(h]h ]h"]h$]h&]uh1jhj^Xubeh}(h]h ]h"]h$]h&]uh1jhjyXhMhj[Xubj)}(h3``struct dc_gamma *gamma`` DC gamma to set entries h](j)}(h``struct dc_gamma *gamma``h]j)}(hjXh]hstruct dc_gamma *gamma}(hjXhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjXubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjXubj)}(hhh]h)}(hDC gamma to set entriesh]hDC gamma to set entries}(hjXhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjXhMhjXubah}(h]h ]h"]h$]h&]uh1jhjXubeh}(h]h ]h"]h$]h&]uh1jhjXhMhj[Xubj)}(h*``bool is_legacy`` legacy or atomic gamma h](j)}(h``bool is_legacy``h]j)}(hjXh]hbool is_legacy}(hjXhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjXubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjXubj)}(hhh]h)}(hlegacy or atomic gammah]hlegacy or atomic gamma}(hjXhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjXhMhjXubah}(h]h ]h"]h$]h&]uh1jhjXubeh}(h]h ]h"]h$]h&]uh1jhjXhMhj[Xubeh}(h]h ]h"]h$]h&]uh1jhj?Xubh)}(h**Description**h]j)}(hjYh]h Description}(hjYhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjYubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj?Xubh)}(hKThe conversion depends on the size of the lut - whether or not it's legacy.h]hMThe conversion depends on the size of the lut - whether or not it’s legacy.}(hj'YhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj?Xubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj]HhhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j$__drm_lut32_to_dc_gamma (C function)c.__drm_lut32_to_dc_gammahNtauh1jhj]HhhhNhNubj)}(hhh](j)}(hXvoid __drm_lut32_to_dc_gamma (const struct drm_color_lut32 *lut, struct dc_gamma *gamma)h]j)}(hWvoid __drm_lut32_to_dc_gamma(const struct drm_color_lut32 *lut, struct dc_gamma *gamma)h](j')}(hvoidh]hvoid}(hjVYhhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hjRYhhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMubj)}(h h]h }(hjeYhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjRYhhhjdYhMubj+)}(h__drm_lut32_to_dc_gammah]j1)}(h__drm_lut32_to_dc_gammah]h__drm_lut32_to_dc_gamma}(hjwYhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjsYubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjRYhhhjdYhMubj')}(h;(const struct drm_color_lut32 *lut, struct dc_gamma *gamma)h](j')}(h!const struct drm_color_lut32 *luth](j)}(hjaOh]hconst}(hjYhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjYubj)}(h h]h }(hjYhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjYubj)}(hj h]hstruct}(hjYhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjYubj)}(h h]h }(hjYhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjYubh)}(hhh]j1)}(hdrm_color_lut32h]hdrm_color_lut32}(hjYhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjYubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjYmodnameN classnameNj=j@)}jC]j()}j (jyYsbc.__drm_lut32_to_dc_gammaasbuh1hhjYubj)}(h h]h }(hjYhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjYubj&()}(hj)(h]h*}(hjYhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjYubj1)}(hluth]hlut}(hjZhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjYubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjYubj')}(hstruct dc_gamma *gammah](j)}(hj h]hstruct}(hj ZhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjZubj)}(h h]h }(hj-ZhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjZubh)}(hhh]j1)}(hdc_gammah]hdc_gamma}(hj>ZhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj;Zubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj@ZmodnameN classnameNj=j@)}jC]jYc.__drm_lut32_to_dc_gammaasbuh1hhjZubj)}(h h]h }(hj\ZhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjZubj&()}(hj)(h]h*}(hjjZhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjZubj1)}(hgammah]hgamma}(hjwZhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjZubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjYubeh}(h]h ]h"]h$]h&]jHjIuh1j'hjRYhhhjdYhMubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjNYhhhjdYhMubah}(h]jIYah ](jVjWeh"]h$]h&]j[j\)j]huh1jhjdYhMhjKYhhubj_)}(hhh]h)}(h&convert the drm_color_lut to dc_gamma.h]h&convert the drm_color_lut to dc_gamma.}(hjZhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjZhhubah}(h]h ]h"]h$]h&]uh1j^hjKYhhhjdYhMubeh}(h]h ](jfunctioneh"]h$]h&]jjjjZjjZjjjuh1jhhhj]HhNhNubj)}(h**Parameters** ``const struct drm_color_lut32 *lut`` DRM lookup table for color conversion ``struct dc_gamma *gamma`` DC gamma to set entries **Description** The conversion depends on the size of the lut - whether or not it's legacy.h](h)}(h**Parameters**h]j)}(hjZh]h Parameters}(hjZhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjZubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM hjZubj)}(hhh](j)}(hL``const struct drm_color_lut32 *lut`` DRM lookup table for color conversion h](j)}(h%``const struct drm_color_lut32 *lut``h]j)}(hjZh]h!const struct drm_color_lut32 *lut}(hjZhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjZubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM hjZubj)}(hhh]h)}(h%DRM lookup table for color conversionh]h%DRM lookup table for color conversion}(hjZhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjZhM hjZubah}(h]h ]h"]h$]h&]uh1jhjZubeh}(h]h ]h"]h$]h&]uh1jhjZhM hjZubj)}(h3``struct dc_gamma *gamma`` DC gamma to set entries h](j)}(h``struct dc_gamma *gamma``h]j)}(hj]hstruct dc_gamma *gamma}(hj[hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj[ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM hj[ubj)}(hhh]h)}(hDC gamma to set entriesh]hDC gamma to set entries}(hj4[hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj0[hM hj1[ubah}(h]h ]h"]h$]h&]uh1jhj[ubeh}(h]h ]h"]h$]h&]uh1jhj0[hM hjZubeh}(h]h ]h"]h$]h&]uh1jhjZubh)}(h**Description**h]j)}(hjV[h]h Description}(hjX[hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjT[ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM hjZubh)}(hKThe conversion depends on the size of the lut - whether or not it's legacy.h]hMThe conversion depends on the size of the lut - whether or not it’s legacy.}(hjl[hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM hjZubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj]HhhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j#__drm_ctm_to_dc_matrix (C function)c.__drm_ctm_to_dc_matrixhNtauh1jhj]HhhhNhNubj)}(hhh](j)}(hXvoid __drm_ctm_to_dc_matrix (const struct drm_color_ctm *ctm, struct fixed31_32 *matrix)h]j)}(hWvoid __drm_ctm_to_dc_matrix(const struct drm_color_ctm *ctm, struct fixed31_32 *matrix)h](j')}(hvoidh]hvoid}(hj[hhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hj[hhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMubj)}(h h]h }(hj[hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj[hhhj[hMubj+)}(h__drm_ctm_to_dc_matrixh]j1)}(h__drm_ctm_to_dc_matrixh]h__drm_ctm_to_dc_matrix}(hj[hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj[ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj[hhhj[hMubj')}(h<(const struct drm_color_ctm *ctm, struct fixed31_32 *matrix)h](j')}(hconst struct drm_color_ctm *ctmh](j)}(hjaOh]hconst}(hj[hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj[ubj)}(h h]h }(hj[hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj[ubj)}(hj h]hstruct}(hj[hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj[ubj)}(h h]h }(hj\hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj[ubh)}(hhh]j1)}(h drm_color_ctmh]h drm_color_ctm}(hj\hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj\ubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj\modnameN classnameNj=j@)}jC]j()}j (j[sbc.__drm_ctm_to_dc_matrixasbuh1hhj[ubj)}(h h]h }(hj1\hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj[ubj&()}(hj)(h]h*}(hj?\hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj[ubj1)}(hctmh]hctm}(hjL\hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj[ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj[ubj')}(hstruct fixed31_32 *matrixh](j)}(hj h]hstruct}(hje\hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhja\ubj)}(h h]h }(hjr\hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhja\ubh)}(hhh]j1)}(h fixed31_32h]h fixed31_32}(hj\hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj\ubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj\modnameN classnameNj=j@)}jC]j-\c.__drm_ctm_to_dc_matrixasbuh1hhja\ubj)}(h h]h }(hj\hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhja\ubj&()}(hj)(h]h*}(hj\hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hja\ubj1)}(hmatrixh]hmatrix}(hj\hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hja\ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj[ubeh}(h]h ]h"]h$]h&]jHjIuh1j'hj[hhhj[hMubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj[hhhj[hMubah}(h]j[ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj[hMhj[hhubj_)}(hhh]h)}(h+converts a DRM CTM to a DC CSC float matrixh]h+converts a DRM CTM to a DC CSC float matrix}(hj\hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj\hhubah}(h]h ]h"]h$]h&]uh1j^hj[hhhj[hMubeh}(h]h ](jfunctioneh"]h$]h&]jjjj\jj\jjjuh1jhhhj]HhNhNubj)}(h**Parameters** ``const struct drm_color_ctm *ctm`` DRM color transformation matrix ``struct fixed31_32 *matrix`` DC CSC float matrix **Description** The matrix needs to be a 3x4 (12 entry) matrix.h](h)}(h**Parameters**h]j)}(hj]h]h Parameters}(hj ]hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj]ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj]ubj)}(hhh](j)}(hD``const struct drm_color_ctm *ctm`` DRM color transformation matrix h](j)}(h#``const struct drm_color_ctm *ctm``h]j)}(hj']h]hconst struct drm_color_ctm *ctm}(hj)]hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj%]ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj!]ubj)}(hhh]h)}(hDRM color transformation matrixh]hDRM color transformation matrix}(hj@]hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj<]hMhj=]ubah}(h]h ]h"]h$]h&]uh1jhj!]ubeh}(h]h ]h"]h$]h&]uh1jhj<]hMhj]ubj)}(h2``struct fixed31_32 *matrix`` DC CSC float matrix h](j)}(h``struct fixed31_32 *matrix``h]j)}(hj`]h]hstruct fixed31_32 *matrix}(hjb]hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj^]ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjZ]ubj)}(hhh]h)}(hDC CSC float matrixh]hDC CSC float matrix}(hjy]hhhNhNubah}(h]h ]h"]h$]h&]uh1hhju]hMhjv]ubah}(h]h ]h"]h$]h&]uh1jhjZ]ubeh}(h]h ]h"]h$]h&]uh1jhju]hMhj]ubeh}(h]h ]h"]h$]h&]uh1jhj]ubh)}(h**Description**h]j)}(hj]h]h Description}(hj]hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj]ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj]ubh)}(h/The matrix needs to be a 3x4 (12 entry) matrix.h]h/The matrix needs to be a 3x4 (12 entry) matrix.}(hj]hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj]ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj]HhhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j'__drm_ctm_3x4_to_dc_matrix (C function)c.__drm_ctm_3x4_to_dc_matrixhNtauh1jhj]HhhhNhNubj)}(hhh](j)}(h`void __drm_ctm_3x4_to_dc_matrix (const struct drm_color_ctm_3x4 *ctm, struct fixed31_32 *matrix)h]j)}(h_void __drm_ctm_3x4_to_dc_matrix(const struct drm_color_ctm_3x4 *ctm, struct fixed31_32 *matrix)h](j')}(hvoidh]hvoid}(hj]hhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hj]hhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM:ubj)}(h h]h }(hj]hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj]hhhj]hM:ubj+)}(h__drm_ctm_3x4_to_dc_matrixh]j1)}(h__drm_ctm_3x4_to_dc_matrixh]h__drm_ctm_3x4_to_dc_matrix}(hj^hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj]ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj]hhhj]hM:ubj')}(h@(const struct drm_color_ctm_3x4 *ctm, struct fixed31_32 *matrix)h](j')}(h#const struct drm_color_ctm_3x4 *ctmh](j)}(hjaOh]hconst}(hj^hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj^ubj)}(h h]h }(hj*^hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj^ubj)}(hj h]hstruct}(hj8^hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj^ubj)}(h h]h }(hjE^hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj^ubh)}(hhh]j1)}(hdrm_color_ctm_3x4h]hdrm_color_ctm_3x4}(hjV^hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjS^ubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjX^modnameN classnameNj=j@)}jC]j()}j (j^sbc.__drm_ctm_3x4_to_dc_matrixasbuh1hhj^ubj)}(h h]h }(hjv^hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj^ubj&()}(hj)(h]h*}(hj^hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj^ubj1)}(hctmh]hctm}(hj^hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj^ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj^ubj')}(hstruct fixed31_32 *matrixh](j)}(hj h]hstruct}(hj^hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj^ubj)}(h h]h }(hj^hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj^ubh)}(hhh]j1)}(h fixed31_32h]h fixed31_32}(hj^hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj^ubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj^modnameN classnameNj=j@)}jC]jr^c.__drm_ctm_3x4_to_dc_matrixasbuh1hhj^ubj)}(h h]h }(hj^hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj^ubj&()}(hj)(h]h*}(hj^hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj^ubj1)}(hmatrixh]hmatrix}(hj_hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj^ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj^ubeh}(h]h ]h"]h$]h&]jHjIuh1j'hj]hhhj]hM:ubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj]hhhj]hM:ubah}(h]j]ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj]hM:hj]hhubj_)}(hhh]h)}(h/converts a DRM CTM 3x4 to a DC CSC float matrixh]h/converts a DRM CTM 3x4 to a DC CSC float matrix}(hj+_hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM:hj(_hhubah}(h]h ]h"]h$]h&]uh1j^hj]hhhj]hM:ubeh}(h]h ](jfunctioneh"]h$]h&]jjjjC_jjC_jjjuh1jhhhj]HhNhNubj)}(h**Parameters** ``const struct drm_color_ctm_3x4 *ctm`` DRM color transformation matrix with 3x4 dimensions ``struct fixed31_32 *matrix`` DC CSC float matrix **Description** The matrix needs to be a 3x4 (12 entry) matrix.h](h)}(h**Parameters**h]j)}(hjM_h]h Parameters}(hjO_hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjK_ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM>hjG_ubj)}(hhh](j)}(h\``const struct drm_color_ctm_3x4 *ctm`` DRM color transformation matrix with 3x4 dimensions h](j)}(h'``const struct drm_color_ctm_3x4 *ctm``h]j)}(hjl_h]h#const struct drm_color_ctm_3x4 *ctm}(hjn_hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjj_ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM;hjf_ubj)}(hhh]h)}(h3DRM color transformation matrix with 3x4 dimensionsh]h3DRM color transformation matrix with 3x4 dimensions}(hj_hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj_hM;hj_ubah}(h]h ]h"]h$]h&]uh1jhjf_ubeh}(h]h ]h"]h$]h&]uh1jhj_hM;hjc_ubj)}(h2``struct fixed31_32 *matrix`` DC CSC float matrix h](j)}(h``struct fixed31_32 *matrix``h]j)}(hj_h]hstruct fixed31_32 *matrix}(hj_hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj_ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM<hj_ubj)}(hhh]h)}(hDC CSC float matrixh]hDC CSC float matrix}(hj_hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj_hM<hj_ubah}(h]h ]h"]h$]h&]uh1jhj_ubeh}(h]h ]h"]h$]h&]uh1jhj_hM<hjc_ubeh}(h]h ]h"]h$]h&]uh1jhjG_ubh)}(h**Description**h]j)}(hj_h]h Description}(hj_hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj_ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM>hjG_ubh)}(h/The matrix needs to be a 3x4 (12 entry) matrix.h]h/The matrix needs to be a 3x4 (12 entry) matrix.}(hj_hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM=hjG_ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj]HhhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j__set_legacy_tf (C function)c.__set_legacy_tfhNtauh1jhj]HhhhNhNubj)}(hhh](j)}(huint __set_legacy_tf (struct dc_transfer_func *func, const struct drm_color_lut *lut, uint32_t lut_size, bool has_rom)h]j)}(htint __set_legacy_tf(struct dc_transfer_func *func, const struct drm_color_lut *lut, uint32_t lut_size, bool has_rom)h](j')}(hinth]hint}(hj%`hhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hj!`hhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMPubj)}(h h]h }(hj4`hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj!`hhhj3`hMPubj+)}(h__set_legacy_tfh]j1)}(h__set_legacy_tfh]h__set_legacy_tf}(hjF`hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjB`ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj!`hhhj3`hMPubj')}(ha(struct dc_transfer_func *func, const struct drm_color_lut *lut, uint32_t lut_size, bool has_rom)h](j')}(hstruct dc_transfer_func *funch](j)}(hj h]hstruct}(hjb`hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj^`ubj)}(h h]h }(hjo`hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj^`ubh)}(hhh]j1)}(hdc_transfer_funch]hdc_transfer_func}(hj`hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj}`ubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj`modnameN classnameNj=j@)}jC]j()}j (jH`sbc.__set_legacy_tfasbuh1hhj^`ubj)}(h h]h }(hj`hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj^`ubj&()}(hj)(h]h*}(hj`hhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj^`ubj1)}(hfunch]hfunc}(hj`hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj^`ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjZ`ubj')}(hconst struct drm_color_lut *luth](j)}(hjaOh]hconst}(hj`hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj`ubj)}(h h]h }(hj`hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj`ubj)}(hj h]hstruct}(hj`hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj`ubj)}(h h]h }(hj`hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj`ubh)}(hhh]j1)}(h drm_color_luth]h drm_color_lut}(hj ahhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj aubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjamodnameN classnameNj=j@)}jC]j`c.__set_legacy_tfasbuh1hhj`ubj)}(h h]h }(hj+ahhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj`ubj&()}(hj)(h]h*}(hj9ahhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj`ubj1)}(hluth]hlut}(hjFahhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj`ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjZ`ubj')}(huint32_t lut_sizeh](h)}(hhh]j1)}(huint32_th]huint32_t}(hjbahhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj_aubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjdamodnameN classnameNj=j@)}jC]j`c.__set_legacy_tfasbuh1hhj[aubj)}(h h]h }(hjahhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj[aubj1)}(hlut_sizeh]hlut_size}(hjahhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj[aubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjZ`ubj')}(h bool has_romh](j')}(hjbTh]hbool}(hjahhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hjaubj)}(h h]h }(hjahhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjaubj1)}(hhas_romh]hhas_rom}(hjahhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjaubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjZ`ubeh}(h]h ]h"]h$]h&]jHjIuh1j'hj!`hhhj3`hMPubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj`hhhj3`hMPubah}(h]j`ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj3`hMPhj`hhubj_)}(hhh]h)}(h'Calculates the legacy transfer functionh]h'Calculates the legacy transfer function}(hjahhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMPhjahhubah}(h]h ]h"]h$]h&]uh1j^hj`hhhj3`hMPubeh}(h]h ](jfunctioneh"]h$]h&]jjjjbjjbjjjuh1jhhhj]HhNhNubj)}(hXa**Parameters** ``struct dc_transfer_func *func`` transfer function ``const struct drm_color_lut *lut`` lookup table that defines the color space ``uint32_t lut_size`` size of respective lut ``bool has_rom`` if ROM can be used for hardcoded curve **Description** Only for sRGB input space **Return** 0 in case of success, -ENOMEM if failsh](h)}(h**Parameters**h]j)}(hjbh]h Parameters}(hjbhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj bubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMThjbubj)}(hhh](j)}(h4``struct dc_transfer_func *func`` transfer function h](j)}(h!``struct dc_transfer_func *func``h]j)}(hj-bh]hstruct dc_transfer_func *func}(hj/bhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj+bubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMQhj'bubj)}(hhh]h)}(htransfer functionh]htransfer function}(hjFbhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjBbhMQhjCbubah}(h]h ]h"]h$]h&]uh1jhj'bubeh}(h]h ]h"]h$]h&]uh1jhjBbhMQhj$bubj)}(hN``const struct drm_color_lut *lut`` lookup table that defines the color space h](j)}(h#``const struct drm_color_lut *lut``h]j)}(hjfbh]hconst struct drm_color_lut *lut}(hjhbhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjdbubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMRhj`bubj)}(hhh]h)}(h)lookup table that defines the color spaceh]h)lookup table that defines the color space}(hjbhhhNhNubah}(h]h ]h"]h$]h&]uh1hhj{bhMRhj|bubah}(h]h ]h"]h$]h&]uh1jhj`bubeh}(h]h ]h"]h$]h&]uh1jhj{bhMRhj$bubj)}(h-``uint32_t lut_size`` size of respective lut h](j)}(h``uint32_t lut_size``h]j)}(hjbh]huint32_t lut_size}(hjbhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjbubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMShjbubj)}(hhh]h)}(hsize of respective luth]hsize of respective lut}(hjbhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjbhMShjbubah}(h]h ]h"]h$]h&]uh1jhjbubeh}(h]h ]h"]h$]h&]uh1jhjbhMShj$bubj)}(h8``bool has_rom`` if ROM can be used for hardcoded curve h](j)}(h``bool has_rom``h]j)}(hjbh]h bool has_rom}(hjbhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjbubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMThjbubj)}(hhh]h)}(h&if ROM can be used for hardcoded curveh]h&if ROM can be used for hardcoded curve}(hjbhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjbhMThjbubah}(h]h ]h"]h$]h&]uh1jhjbubeh}(h]h ]h"]h$]h&]uh1jhjbhMThj$bubeh}(h]h ]h"]h$]h&]uh1jhjbubh)}(h**Description**h]j)}(hjch]h Description}(hjchhhNhNubah}(h]h ]h"]h$]h&]uh1jhjcubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMVhjbubh)}(hOnly for sRGB input spaceh]hOnly for sRGB input space}(hj)chhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMUhjbubh)}(h **Return**h]j)}(hj:ch]hReturn}(hjlhMhj?lubah}(h]h ]h"]h$]h&]uh1jhj#lubeh}(h]h ]h"]h$]h&]uh1jhj>lhMhj lubj)}(h4``struct dc_transfer_func *func`` transfer function h](j)}(h!``struct dc_transfer_func *func``h]j)}(hjblh]hstruct dc_transfer_func *func}(hjdlhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj`lubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj\lubj)}(hhh]h)}(htransfer functionh]htransfer function}(hj{lhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjwlhMhjxlubah}(h]h ]h"]h$]h&]uh1jhj\lubeh}(h]h ]h"]h$]h&]uh1jhjwlhMhj lubj)}(hN``const struct drm_color_lut *lut`` lookup table that defines the color space h](j)}(h#``const struct drm_color_lut *lut``h]j)}(hjlh]hconst struct drm_color_lut *lut}(hjlhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjlubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjlubj)}(hhh]h)}(h)lookup table that defines the color spaceh]h)lookup table that defines the color space}(hjlhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjlhMhjlubah}(h]h ]h"]h$]h&]uh1jhjlubeh}(h]h ]h"]h$]h&]uh1jhjlhMhj lubj)}(h.``uint32_t lut_size`` size of respective lut. h](j)}(h``uint32_t lut_size``h]j)}(hjlh]huint32_t lut_size}(hjlhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjlubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjlubj)}(hhh]h)}(hsize of respective lut.h]hsize of respective lut.}(hjlhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjlhMhjlubah}(h]h ]h"]h$]h&]uh1jhjlubeh}(h]h ]h"]h$]h&]uh1jhjlhMhj lubeh}(h]h ]h"]h$]h&]uh1jhjlubh)}(h **Return**h]j)}(hjmh]hReturn}(hjmhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj mubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjlubh)}(h'0 in case of success. -ENOMEM if fails.h]h'0 in case of success. -ENOMEM if fails.}(hj%mhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjlubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj]HhhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j__set_input_tf_32 (C function)c.__set_input_tf_32hNtauh1jhj]HhhhNhNubj)}(hhh](j)}(hint __set_input_tf_32 (struct dc_color_caps *caps, struct dc_transfer_func *func, const struct drm_color_lut32 *lut, uint32_t lut_size)h]j)}(hint __set_input_tf_32(struct dc_color_caps *caps, struct dc_transfer_func *func, const struct drm_color_lut32 *lut, uint32_t lut_size)h](j')}(hinth]hint}(hjTmhhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hjPmhhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM3ubj)}(h h]h }(hjcmhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjPmhhhjbmhM3ubj+)}(h__set_input_tf_32h]j1)}(h__set_input_tf_32h]h__set_input_tf_32}(hjumhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjqmubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjPmhhhjbmhM3ubj')}(hq(struct dc_color_caps *caps, struct dc_transfer_func *func, const struct drm_color_lut32 *lut, uint32_t lut_size)h](j')}(hstruct dc_color_caps *capsh](j)}(hj h]hstruct}(hjmhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjmubj)}(h h]h }(hjmhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjmubh)}(hhh]j1)}(h dc_color_capsh]h dc_color_caps}(hjmhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjmubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjmmodnameN classnameNj=j@)}jC]j()}j (jwmsbc.__set_input_tf_32asbuh1hhjmubj)}(h h]h }(hjmhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjmubj&()}(hj)(h]h*}(hjmhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjmubj1)}(hcapsh]hcaps}(hjmhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjmubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjmubj')}(hstruct dc_transfer_func *funch](j)}(hj h]hstruct}(hjnhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjmubj)}(h h]h }(hjnhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjmubh)}(hhh]j1)}(hdc_transfer_funch]hdc_transfer_func}(hj!nhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjnubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj#nmodnameN classnameNj=j@)}jC]jmc.__set_input_tf_32asbuh1hhjmubj)}(h h]h }(hj?nhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjmubj&()}(hj)(h]h*}(hjMnhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjmubj1)}(hfunch]hfunc}(hjZnhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjmubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjmubj')}(h!const struct drm_color_lut32 *luth](j)}(hjaOh]hconst}(hjsnhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjonubj)}(h h]h }(hjnhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjonubj)}(hj h]hstruct}(hjnhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjonubj)}(h h]h }(hjnhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjonubh)}(hhh]j1)}(hdrm_color_lut32h]hdrm_color_lut32}(hjnhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjnubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjnmodnameN classnameNj=j@)}jC]jmc.__set_input_tf_32asbuh1hhjonubj)}(h h]h }(hjnhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjonubj&()}(hj)(h]h*}(hjnhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjonubj1)}(hluth]hlut}(hjnhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjonubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjmubj')}(huint32_t lut_sizeh](h)}(hhh]j1)}(huint32_th]huint32_t}(hjohhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjnubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjomodnameN classnameNj=j@)}jC]jmc.__set_input_tf_32asbuh1hhjnubj)}(h h]h }(hjohhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjnubj1)}(hlut_sizeh]hlut_size}(hj-ohhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjnubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjmubeh}(h]h ]h"]h$]h&]jHjIuh1j'hjPmhhhjbmhM3ubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjLmhhhjbmhM3ubah}(h]jGmah ](jVjWeh"]h$]h&]j[j\)j]huh1jhjbmhM3hjImhhubj_)}(hhh]h)}(hEcalculates the input transfer function based on expected input space.h]hEcalculates the input transfer function based on expected input space.}(hjWohhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM3hjTohhubah}(h]h ]h"]h$]h&]uh1j^hjImhhhjbmhM3ubeh}(h]h ](jfunctioneh"]h$]h&]jjjjoojjoojjjuh1jhhhj]HhNhNubj)}(hX6**Parameters** ``struct dc_color_caps *caps`` dc color capabilities ``struct dc_transfer_func *func`` transfer function ``const struct drm_color_lut32 *lut`` lookup table that defines the color space ``uint32_t lut_size`` size of respective lut. **Return** 0 in case of success. -ENOMEM if fails.h](h)}(h**Parameters**h]j)}(hjyoh]h Parameters}(hj{ohhhNhNubah}(h]h ]h"]h$]h&]uh1jhjwoubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM7hjsoubj)}(hhh](j)}(h5``struct dc_color_caps *caps`` dc color capabilities h](j)}(h``struct dc_color_caps *caps``h]j)}(hjoh]hstruct dc_color_caps *caps}(hjohhhNhNubah}(h]h ]h"]h$]h&]uh1jhjoubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM5hjoubj)}(hhh]h)}(hdc color capabilitiesh]hdc color capabilities}(hjohhhNhNubah}(h]h ]h"]h$]h&]uh1hhjohM5hjoubah}(h]h ]h"]h$]h&]uh1jhjoubeh}(h]h ]h"]h$]h&]uh1jhjohM5hjoubj)}(h4``struct dc_transfer_func *func`` transfer function h](j)}(h!``struct dc_transfer_func *func``h]j)}(hjoh]hstruct dc_transfer_func *func}(hjohhhNhNubah}(h]h ]h"]h$]h&]uh1jhjoubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM6hjoubj)}(hhh]h)}(htransfer functionh]htransfer function}(hjohhhNhNubah}(h]h ]h"]h$]h&]uh1hhjohM6hjoubah}(h]h ]h"]h$]h&]uh1jhjoubeh}(h]h ]h"]h$]h&]uh1jhjohM6hjoubj)}(hP``const struct drm_color_lut32 *lut`` lookup table that defines the color space h](j)}(h%``const struct drm_color_lut32 *lut``h]j)}(hj ph]h!const struct drm_color_lut32 *lut}(hj phhhNhNubah}(h]h ]h"]h$]h&]uh1jhjpubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM7hjpubj)}(hhh]h)}(h)lookup table that defines the color spaceh]h)lookup table that defines the color space}(hj#phhhNhNubah}(h]h ]h"]h$]h&]uh1hhjphM7hj pubah}(h]h ]h"]h$]h&]uh1jhjpubeh}(h]h ]h"]h$]h&]uh1jhjphM7hjoubj)}(h.``uint32_t lut_size`` size of respective lut. h](j)}(h``uint32_t lut_size``h]j)}(hjCph]huint32_t lut_size}(hjEphhhNhNubah}(h]h ]h"]h$]h&]uh1jhjApubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM8hj=pubj)}(hhh]h)}(hsize of respective lut.h]hsize of respective lut.}(hj\phhhNhNubah}(h]h ]h"]h$]h&]uh1hhjXphM8hjYpubah}(h]h ]h"]h$]h&]uh1jhj=pubeh}(h]h ]h"]h$]h&]uh1jhjXphM8hjoubeh}(h]h ]h"]h$]h&]uh1jhjsoubh)}(h **Return**h]j)}(hj~ph]hReturn}(hjphhhNhNubah}(h]h ]h"]h$]h&]uh1jhj|pubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM:hjsoubh)}(h'0 in case of success. -ENOMEM if fails.h]h'0 in case of success. -ENOMEM if fails.}(hjphhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chM:hjsoubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj]HhhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j(amdgpu_dm_verify_lut3d_size (C function)c.amdgpu_dm_verify_lut3d_sizehNtauh1jhj]HhhhNhNubj)}(hhh](j)}(haint amdgpu_dm_verify_lut3d_size (struct amdgpu_device *adev, struct drm_plane_state *plane_state)h]j)}(h`int amdgpu_dm_verify_lut3d_size(struct amdgpu_device *adev, struct drm_plane_state *plane_state)h](j')}(hinth]hint}(hjphhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hjphhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMEubj)}(h h]h }(hjphhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjphhhjphMEubj+)}(hamdgpu_dm_verify_lut3d_sizeh]j1)}(hamdgpu_dm_verify_lut3d_sizeh]hamdgpu_dm_verify_lut3d_size}(hjphhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjpubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjphhhjphMEubj')}(hA(struct amdgpu_device *adev, struct drm_plane_state *plane_state)h](j')}(hstruct amdgpu_device *adevh](j)}(hj h]hstruct}(hjqhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjpubj)}(h h]h }(hj qhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjpubh)}(hhh]j1)}(h amdgpu_deviceh]h amdgpu_device}(hjqhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjqubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj qmodnameN classnameNj=j@)}jC]j()}j (jpsbc.amdgpu_dm_verify_lut3d_sizeasbuh1hhjpubj)}(h h]h }(hj>qhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjpubj&()}(hj)(h]h*}(hjLqhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjpubj1)}(hadevh]hadev}(hjYqhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjpubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjpubj')}(h#struct drm_plane_state *plane_stateh](j)}(hj h]hstruct}(hjrqhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjnqubj)}(h h]h }(hjqhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjnqubh)}(hhh]j1)}(hdrm_plane_stateh]hdrm_plane_state}(hjqhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjqubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjqmodnameN classnameNj=j@)}jC]j:qc.amdgpu_dm_verify_lut3d_sizeasbuh1hhjnqubj)}(h h]h }(hjqhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjnqubj&()}(hj)(h]h*}(hjqhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjnqubj1)}(h plane_stateh]h plane_state}(hjqhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjnqubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjpubeh}(h]h ]h"]h$]h&]jHjIuh1j'hjphhhjphMEubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjphhhjphMEubah}(h]jpah ](jVjWeh"]h$]h&]j[j\)j]huh1jhjphMEhjphhubj_)}(hhh]h)}(hZverifies if 3D LUT is supported and if user shaper and 3D LUTs match the hw supported sizeh]hZverifies if 3D LUT is supported and if user shaper and 3D LUTs match the hw supported size}(hjqhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMEhjqhhubah}(h]h ]h"]h$]h&]uh1j^hjphhhjphMEubeh}(h]h ](jfunctioneh"]h$]h&]jjjj rjj rjjjuh1jhhhj]HhNhNubj)}(hXX**Parameters** ``struct amdgpu_device *adev`` amdgpu device ``struct drm_plane_state *plane_state`` the DRM plane state **Description** Verifies if pre-blending (DPP) 3D LUT is supported by the HW (DCN 2.0 or newer) and if the user shaper and 3D LUTs match the supported size. **Return** 0 on success. -EINVAL if lut size are invalid.h](h)}(h**Parameters**h]j)}(hjrh]h Parameters}(hjrhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjrubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMIhjrubj)}(hhh](j)}(h-``struct amdgpu_device *adev`` amdgpu device h](j)}(h``struct amdgpu_device *adev``h]j)}(hj4rh]hstruct amdgpu_device *adev}(hj6rhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj2rubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMGhj.rubj)}(hhh]h)}(h amdgpu deviceh]h amdgpu device}(hjMrhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjIrhMGhjJrubah}(h]h ]h"]h$]h&]uh1jhj.rubeh}(h]h ]h"]h$]h&]uh1jhjIrhMGhj+rubj)}(h<``struct drm_plane_state *plane_state`` the DRM plane state h](j)}(h'``struct drm_plane_state *plane_state``h]j)}(hjmrh]h#struct drm_plane_state *plane_state}(hjorhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjkrubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMHhjgrubj)}(hhh]h)}(hthe DRM plane stateh]hthe DRM plane state}(hjrhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjrhMHhjrubah}(h]h ]h"]h$]h&]uh1jhjgrubeh}(h]h ]h"]h$]h&]uh1jhjrhMHhj+rubeh}(h]h ]h"]h$]h&]uh1jhjrubh)}(h**Description**h]j)}(hjrh]h Description}(hjrhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjrubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMJhjrubh)}(hVerifies if pre-blending (DPP) 3D LUT is supported by the HW (DCN 2.0 or newer) and if the user shaper and 3D LUTs match the supported size.h]hVerifies if pre-blending (DPP) 3D LUT is supported by the HW (DCN 2.0 or newer) and if the user shaper and 3D LUTs match the supported size.}(hjrhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMIhjrubh)}(h **Return**h]j)}(hjrh]hReturn}(hjrhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjrubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMLhjrubh)}(h.0 on success. -EINVAL if lut size are invalid.h]h.0 on success. -EINVAL if lut size are invalid.}(hjrhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMMhjrubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj]HhhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j'amdgpu_dm_verify_lut_sizes (C function)c.amdgpu_dm_verify_lut_sizeshNtauh1jhj]HhhhNhNubj)}(hhh](j)}(hHint amdgpu_dm_verify_lut_sizes (const struct drm_crtc_state *crtc_state)h]j)}(hGint amdgpu_dm_verify_lut_sizes(const struct drm_crtc_state *crtc_state)h](j')}(hinth]hint}(hjshhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hjshhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMrubj)}(h h]h }(hj#shhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjshhhj"shMrubj+)}(hamdgpu_dm_verify_lut_sizesh]j1)}(hamdgpu_dm_verify_lut_sizesh]hamdgpu_dm_verify_lut_sizes}(hj5shhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj1subah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjshhhj"shMrubj')}(h)(const struct drm_crtc_state *crtc_state)h]j')}(h'const struct drm_crtc_state *crtc_stateh](j)}(hjaOh]hconst}(hjQshhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjMsubj)}(h h]h }(hj^shhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjMsubj)}(hj h]hstruct}(hjlshhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjMsubj)}(h h]h }(hjyshhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjMsubh)}(hhh]j1)}(hdrm_crtc_stateh]hdrm_crtc_state}(hjshhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjsubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjsmodnameN classnameNj=j@)}jC]j()}j (j7ssbc.amdgpu_dm_verify_lut_sizesasbuh1hhjMsubj)}(h h]h }(hjshhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjMsubj&()}(hj)(h]h*}(hjshhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjMsubj1)}(h crtc_stateh]h crtc_state}(hjshhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjMsubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjIsubah}(h]h ]h"]h$]h&]jHjIuh1j'hjshhhj"shMrubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj shhhj"shMrubah}(h]jsah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj"shMrhj shhubj_)}(hhh]h)}(h1verifies if DRM luts match the hw supported sizesh]h1verifies if DRM luts match the hw supported sizes}(hjshhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMrhjshhubah}(h]h ]h"]h$]h&]uh1j^hj shhhj"shMrubeh}(h]h ](jfunctioneh"]h$]h&]jjjjtjjtjjjuh1jhhhj]HhNhNubj)}(hX **Parameters** ``const struct drm_crtc_state *crtc_state`` the DRM CRTC state **Description** Verifies that the Degamma and Gamma LUTs attached to the :c:type:`crtc_state` are of the expected size. **Return** 0 on success. -EINVAL if any lut sizes are invalid.h](h)}(h**Parameters**h]j)}(hjth]h Parameters}(hjthhhNhNubah}(h]h ]h"]h$]h&]uh1jhjtubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMvhj tubj)}(hhh]j)}(h?``const struct drm_crtc_state *crtc_state`` the DRM CRTC state h](j)}(h+``const struct drm_crtc_state *crtc_state``h]j)}(hj0th]h'const struct drm_crtc_state *crtc_state}(hj2thhhNhNubah}(h]h ]h"]h$]h&]uh1jhj.tubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMshj*tubj)}(hhh]h)}(hthe DRM CRTC stateh]hthe DRM CRTC state}(hjIthhhNhNubah}(h]h ]h"]h$]h&]uh1hhjEthMshjFtubah}(h]h ]h"]h$]h&]uh1jhj*tubeh}(h]h ]h"]h$]h&]uh1jhjEthMshj'tubah}(h]h ]h"]h$]h&]uh1jhj tubh)}(h**Description**h]j)}(hjkth]h Description}(hjmthhhNhNubah}(h]h ]h"]h$]h&]uh1jhjitubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMuhj tubh)}(hgVerifies that the Degamma and Gamma LUTs attached to the :c:type:`crtc_state` are of the expected size.h](h9Verifies that the Degamma and Gamma LUTs attached to the }(hjthhhNhNubh)}(h:c:type:`crtc_state`h]j)}(hjth]h crtc_state}(hjthhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjtubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAj crtc_stateuh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMthjtubh are of the expected size.}(hjthhhNhNubeh}(h]h ]h"]h$]h&]uh1hhjthMthj tubh)}(h **Return**h]j)}(hjth]hReturn}(hjthhhNhNubah}(h]h ]h"]h$]h&]uh1jhjtubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMwhj tubh)}(h30 on success. -EINVAL if any lut sizes are invalid.h]h30 on success. -EINVAL if any lut sizes are invalid.}(hjthhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMxhj tubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj]HhhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j,amdgpu_dm_check_crtc_color_mgmt (C function)!c.amdgpu_dm_check_crtc_color_mgmthNtauh1jhj]HhhhNhNubj)}(hhh](j)}(hQint amdgpu_dm_check_crtc_color_mgmt (struct dm_crtc_state *crtc, bool check_only)h]j)}(hPint amdgpu_dm_check_crtc_color_mgmt(struct dm_crtc_state *crtc, bool check_only)h](j')}(hinth]hint}(hjthhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hjthhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMubj)}(h h]h }(hj uhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjthhhjuhMubj+)}(hamdgpu_dm_check_crtc_color_mgmth]j1)}(hamdgpu_dm_check_crtc_color_mgmth]hamdgpu_dm_check_crtc_color_mgmt}(hjuhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjuubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjthhhjuhMubj')}(h-(struct dm_crtc_state *crtc, bool check_only)h](j')}(hstruct dm_crtc_state *crtch](j)}(hj h]hstruct}(hj7uhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj3uubj)}(h h]h }(hjDuhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj3uubh)}(hhh]j1)}(h dm_crtc_stateh]h dm_crtc_state}(hjUuhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjRuubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjWumodnameN classnameNj=j@)}jC]j()}j (jusb!c.amdgpu_dm_check_crtc_color_mgmtasbuh1hhj3uubj)}(h h]h }(hjuuhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj3uubj&()}(hj)(h]h*}(hjuhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj3uubj1)}(hcrtch]hcrtc}(hjuhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj3uubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj/uubj')}(hbool check_onlyh](j')}(hjbTh]hbool}(hjuhhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hjuubj)}(h h]h }(hjuhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjuubj1)}(h check_onlyh]h check_only}(hjuhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjuubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj/uubeh}(h]h ]h"]h$]h&]jHjIuh1j'hjthhhjuhMubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjthhhjuhMubah}(h]jtah ](jVjWeh"]h$]h&]j[j\)j]huh1jhjuhMhjthhubj_)}(hhh]h)}(h0Check if DRM color props are programmable by DC.h]h0Check if DRM color props are programmable by DC.}(hjuhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjuhhubah}(h]h ]h"]h$]h&]uh1j^hjthhhjuhMubeh}(h]h ](jfunctioneh"]h$]h&]jjjjvjjvjjjuh1jhhhj]HhNhNubj)}(hX**Parameters** ``struct dm_crtc_state *crtc`` amdgpu_dm crtc state ``bool check_only`` only check color state without update dc stream **Description** This function just verifies CRTC LUT sizes, if there is enough space for output transfer function and if its parameters can be calculated by AMD color module. It also adjusts some settings for programming CRTC degamma at plane stage, using plane DGM block. The RGM block is typically more fully featured and accurate across all ASICs - DCE can't support a custom non-linear CRTC DGM. For supporting both plane level color management and CRTC level color management at once we have to either restrict the usage of some CRTC properties or blend adjustments together. **Return** 0 on success. Error code if validation fails.h](h)}(h**Parameters**h]j)}(hjvh]h Parameters}(hjvhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjvubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj vubj)}(hhh](j)}(h4``struct dm_crtc_state *crtc`` amdgpu_dm crtc state h](j)}(h``struct dm_crtc_state *crtc``h]j)}(hj/vh]hstruct dm_crtc_state *crtc}(hj1vhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj-vubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj)vubj)}(hhh]h)}(hamdgpu_dm crtc stateh]hamdgpu_dm crtc state}(hjHvhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjDvhMhjEvubah}(h]h ]h"]h$]h&]uh1jhj)vubeh}(h]h ]h"]h$]h&]uh1jhjDvhMhj&vubj)}(hD``bool check_only`` only check color state without update dc stream h](j)}(h``bool check_only``h]j)}(hjhvh]hbool check_only}(hjjvhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjfvubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjbvubj)}(hhh]h)}(h/only check color state without update dc streamh]h/only check color state without update dc stream}(hjvhhhNhNubah}(h]h ]h"]h$]h&]uh1hhj}vhMhj~vubah}(h]h ]h"]h$]h&]uh1jhjbvubeh}(h]h ]h"]h$]h&]uh1jhj}vhMhj&vubeh}(h]h ]h"]h$]h&]uh1jhj vubh)}(h**Description**h]j)}(hjvh]h Description}(hjvhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjvubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj vubh)}(hXThis function just verifies CRTC LUT sizes, if there is enough space for output transfer function and if its parameters can be calculated by AMD color module. It also adjusts some settings for programming CRTC degamma at plane stage, using plane DGM block.h]hXThis function just verifies CRTC LUT sizes, if there is enough space for output transfer function and if its parameters can be calculated by AMD color module. It also adjusts some settings for programming CRTC degamma at plane stage, using plane DGM block.}(hjvhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj vubh)}(h~The RGM block is typically more fully featured and accurate across all ASICs - DCE can't support a custom non-linear CRTC DGM.h]hThe RGM block is typically more fully featured and accurate across all ASICs - DCE can’t support a custom non-linear CRTC DGM.}(hjvhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj vubh)}(hFor supporting both plane level color management and CRTC level color management at once we have to either restrict the usage of some CRTC properties or blend adjustments together.h]hFor supporting both plane level color management and CRTC level color management at once we have to either restrict the usage of some CRTC properties or blend adjustments together.}(hjvhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj vubh)}(h **Return**h]j)}(hjvh]hReturn}(hjvhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjvubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj vubh)}(h-0 on success. Error code if validation fails.h]h-0 on success. Error code if validation fails.}(hjvhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj vubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj]HhhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j-amdgpu_dm_update_crtc_color_mgmt (C function)"c.amdgpu_dm_update_crtc_color_mgmthNtauh1jhj]HhhhNhNubj)}(hhh](j)}(hAint amdgpu_dm_update_crtc_color_mgmt (struct dm_crtc_state *crtc)h]j)}(h@int amdgpu_dm_update_crtc_color_mgmt(struct dm_crtc_state *crtc)h](j')}(hinth]hint}(hj-whhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hj)whhh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMubj)}(h h]h }(hjzhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjyubj1)}(h plane_stateh]h plane_state}(hjKzhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjyubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjzyubj')}(h%struct dc_plane_state *dc_plane_stateh](j)}(hj h]hstruct}(hjdzhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj`zubj)}(h h]h }(hjqzhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj`zubh)}(hhh]j1)}(hdc_plane_stateh]hdc_plane_state}(hjzhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjzubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjzmodnameN classnameNj=j@)}jC]jy#c.amdgpu_dm_update_plane_color_mgmtasbuh1hhj`zubj)}(h h]h }(hjzhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj`zubj&()}(hj)(h]h*}(hjzhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj`zubj1)}(hdc_plane_stateh]hdc_plane_state}(hjzhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj`zubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjzyubeh}(h]h ]h"]h$]h&]jHjIuh1j'hjAyhhhjSyhMubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj=yhhhjSyhMubah}(h]j8yah ](jVjWeh"]h$]h&]j[j\)j]huh1jhjSyhMhj:yhhubj_)}(hhh]h)}(h&Maps DRM color management to DC plane.h]h&Maps DRM color management to DC plane.}(hjzhhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjzhhubah}(h]h ]h"]h$]h&]uh1j^hj:yhhhjSyhMubeh}(h]h ](jfunctioneh"]h$]h&]jjjjzjjzjjjuh1jhhhj]HhNhNubj)}(hX**Parameters** ``struct dm_crtc_state *crtc`` amdgpu_dm crtc state ``struct drm_plane_state *plane_state`` DRM plane state ``struct dc_plane_state *dc_plane_state`` target DC surface **Description** Update the underlying dc_stream_state's input transfer function (ITF) in preparation for hardware commit. The transfer function used depends on the preparation done on the stream for color management. **Return** 0 on success. -ENOMEM if mem allocation fails.h](h)}(h**Parameters**h]j)}(hj{h]h Parameters}(hj {hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj{ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj{ubj)}(hhh](j)}(h4``struct dm_crtc_state *crtc`` amdgpu_dm crtc state h](j)}(h``struct dm_crtc_state *crtc``h]j)}(hj&{h]hstruct dm_crtc_state *crtc}(hj({hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj${ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj {ubj)}(hhh]h)}(hamdgpu_dm crtc stateh]hamdgpu_dm crtc state}(hj?{hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj;{hMhj<{ubah}(h]h ]h"]h$]h&]uh1jhj {ubeh}(h]h ]h"]h$]h&]uh1jhj;{hMhj{ubj)}(h8``struct drm_plane_state *plane_state`` DRM plane state h](j)}(h'``struct drm_plane_state *plane_state``h]j)}(hj_{h]h#struct drm_plane_state *plane_state}(hja{hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj]{ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhjY{ubj)}(hhh]h)}(hDRM plane stateh]hDRM plane state}(hjx{hhhNhNubah}(h]h ]h"]h$]h&]uh1hhjt{hMhju{ubah}(h]h ]h"]h$]h&]uh1jhjY{ubeh}(h]h ]h"]h$]h&]uh1jhjt{hMhj{ubj)}(h<``struct dc_plane_state *dc_plane_state`` target DC surface h](j)}(h)``struct dc_plane_state *dc_plane_state``h]j)}(hj{h]h%struct dc_plane_state *dc_plane_state}(hj{hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj{ubah}(h]h ]h"]h$]h&]uh1jh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj{ubj)}(hhh]h)}(htarget DC surfaceh]htarget DC surface}(hj{hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj{hMhj{ubah}(h]h ]h"]h$]h&]uh1jhj{ubeh}(h]h ]h"]h$]h&]uh1jhj{hMhj{ubeh}(h]h ]h"]h$]h&]uh1jhj{ubh)}(h**Description**h]j)}(hj{h]h Description}(hj{hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj{ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj{ubh)}(hUpdate the underlying dc_stream_state's input transfer function (ITF) in preparation for hardware commit. The transfer function used depends on the preparation done on the stream for color management.h]hUpdate the underlying dc_stream_state’s input transfer function (ITF) in preparation for hardware commit. The transfer function used depends on the preparation done on the stream for color management.}(hj{hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj{ubh)}(h **Return**h]j)}(hj{h]hReturn}(hj{hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj{ubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj{ubh)}(h.0 on success. -ENOMEM if mem allocation fails.h]h.0 on success. -ENOMEM if mem allocation fails.}(hj|hhhNhNubah}(h]h ]h"]h$]h&]uh1hh/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:50: ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.chMhj{ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj]HhhhNhNubh)}(hhh](h)}(h-DC Color Capabilities between DCN generationsh]h-DC Color Capabilities between DCN generations}(hj)|hhhNhNubah}(h]h ]h"]h$]h&]hjuh1hhj&|hhhhhK7ubh)}(hX)DRM/KMS framework defines three CRTC color correction properties: degamma, color transformation matrix (CTM) and gamma, and two properties for degamma and gamma LUT sizes. AMD DC programs some of the color correction features pre-blending but DRM/KMS has not per-plane color correction properties.h]hX)DRM/KMS framework defines three CRTC color correction properties: degamma, color transformation matrix (CTM) and gamma, and two properties for degamma and gamma LUT sizes. AMD DC programs some of the color correction features pre-blending but DRM/KMS has not per-plane color correction properties.}(hj7|hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK9hj&|hhubh)}(hX?In general, the DRM CRTC color properties are programmed to DC, as follows: CRTC gamma after blending, and CRTC degamma pre-blending. Although CTM is programmed after blending, it is mapped to DPP hw blocks (pre-blending). Other color caps available in the hw is not currently exposed by DRM interface and are bypassed.h]hX?In general, the DRM CRTC color properties are programmed to DC, as follows: CRTC gamma after blending, and CRTC degamma pre-blending. Although CTM is programmed after blending, it is mapped to DPP hw blocks (pre-blending). Other color caps available in the hw is not currently exposed by DRM interface and are bypassed.}(hjE|hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK>hj&|hhubh)}(h'**Color management caps (DPP and MPC)**h]j)}(hjU|h]h#Color management caps (DPP and MPC)}(hjW|hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjS|ubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:68: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj&|hhubh)}(hXaModules/color calculates various color operations which are translated to abstracted HW. DCE 5-12 had almost no important changes, but starting with DCN1, every new generation comes with fairly major differences in color pipeline. Therefore, we abstract color pipe capabilities so modules/DM can decide mapping to HW block based on logical capabilities.h]hXaModules/color calculates various color operations which are translated to abstracted HW. DCE 5-12 had almost no important changes, but starting with DCN1, every new generation comes with fairly major differences in color pipeline. Therefore, we abstract color pipe capabilities so modules/DM can decide mapping to HW block based on logical capabilities.}(hjk|hhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:68: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj&|hhubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jMAX_SURFACES (C macro)c.MAX_SURFACEShNtauh1jhj&|hhhNhNubj)}(hhh](j)}(h MAX_SURFACESh]j)}(h MAX_SURFACESh]j+)}(h MAX_SURFACESh]j1)}(hj|h]h MAX_SURFACES}(hj|hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj|ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj|hhhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKEubah}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj|hhhj|hKEubah}(h]j|ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj|hKEhj|hhubj_)}(hhh]h}(h]h ]h"]h$]h&]uh1j^hj|hhhj|hKEubeh}(h]h ](jmacroeh"]h$]h&]jjjj|jj|jjjuh1jhhhj&|hNhNubh)}(h``MAX_SURFACES``h]j)}(hj|h]h MAX_SURFACES}(hj|hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj|ubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKGhj&|hhubh block_quote)}(hRrepresentative of the upper bound of surfaces that can be piped to a single CRTC h]h)}(hPrepresentative of the upper bound of surfaces that can be piped to a single CRTCh]hPrepresentative of the upper bound of surfaces that can be piped to a single CRTC}(hj|hhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKEhj|ubah}(h]h ]h"]h$]h&]uh1j|hj|hKEhj&|hhubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jMAX_PLANES (C macro) c.MAX_PLANEShNtauh1jhj&|hhhNhNubj)}(hhh](j)}(h MAX_PLANESh]j)}(h MAX_PLANESh]j+)}(h MAX_PLANESh]j1)}(hj }h]h MAX_PLANES}(hj}hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj}ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj}hhhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKIubah}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj }hhhj*}hKIubah}(h]j}ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj*}hKIhj}hhubj_)}(hhh]h}(h]h ]h"]h$]h&]uh1j^hj}hhhj*}hKIubeh}(h]h ](jmacroeh"]h$]h&]jjjjC}jjC}jjjuh1jhhhj&|hNhNubh)}(h``MAX_PLANES``h]j)}(hjI}h]h MAX_PLANES}(hjK}hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjG}ubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKKhj&|hhubj|)}(hLrepresentative of the upper bound of planes that are supported by the HW h]h)}(hHrepresentative of the upper bound of planes that are supported by the HWh]hHrepresentative of the upper bound of planes that are supported by the HW}(hjc}hhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKIhj_}ubah}(h]h ]h"]h$]h&]uh1j|hjq}hKIhj&|hhubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jrom_curve_caps (C struct)c.rom_curve_capshNtauh1jhj&|hhhNhNubj)}(hhh](j)}(hrom_curve_capsh]j)}(hstruct rom_curve_capsh](j)}(hj h]hstruct}(hj}hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj}hhhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKNubj)}(h h]h }(hj}hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj}hhhj}hKNubj+)}(hrom_curve_capsh]j1)}(hj}h]hrom_curve_caps}(hj}hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj}ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj}hhhj}hKNubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj}hhhj}hKNubah}(h]j}ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj}hKNhj}hhubj_)}(hhh]h)}(h9predefined transfer function caps for degamma and regammah]h9predefined transfer function caps for degamma and regamma}(hj}hhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj}hhubah}(h]h ]h"]h$]h&]uh1j^hj}hhhj}hKNubeh}(h]h ](jstructeh"]h$]h&]jjjj}jj}jjjuh1jhhhj&|hNhNubj)}(hX**Definition**:: struct rom_curve_caps { uint16_t srgb : 1; uint16_t bt2020 : 1; uint16_t gamma2_2 : 1; uint16_t pq : 1; uint16_t hlg : 1; }; **Members** ``srgb`` RGB color space transfer func ``bt2020`` BT.2020 transfer func ``gamma2_2`` standard gamma ``pq`` perceptual quantizer transfer function ``hlg`` hybrid log–gamma transfer functionh](h)}(h**Definition**::h](j)}(h**Definition**h]h Definition}(hj}hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj}ubh:}(hj}hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj}ubj)}(hstruct rom_curve_caps { uint16_t srgb : 1; uint16_t bt2020 : 1; uint16_t gamma2_2 : 1; uint16_t pq : 1; uint16_t hlg : 1; };h]hstruct rom_curve_caps { uint16_t srgb : 1; uint16_t bt2020 : 1; uint16_t gamma2_2 : 1; uint16_t pq : 1; uint16_t hlg : 1; };}hj~sbah}(h]h ]h"]h$]h&]jHjIuh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj}ubh)}(h **Members**h]j)}(hj!~h]hMembers}(hj#~hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj~ubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj}ubj)}(hhh](j)}(h'``srgb`` RGB color space transfer func h](j)}(h``srgb``h]j)}(hj@~h]hsrgb}(hjB~hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj>~ubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj:~ubj)}(hhh]h)}(hRGB color space transfer funch]hRGB color space transfer func}(hjY~hhhNhNubah}(h]h ]h"]h$]h&]uh1hhjU~hKhjV~ubah}(h]h ]h"]h$]h&]uh1jhj:~ubeh}(h]h ]h"]h$]h&]uh1jhjU~hKhj7~ubj)}(h!``bt2020`` BT.2020 transfer func h](j)}(h ``bt2020``h]j)}(hjy~h]hbt2020}(hj{~hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjw~ubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjs~ubj)}(hhh]h)}(hBT.2020 transfer funch]hBT.2020 transfer func}(hj~hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj~hKhj~ubah}(h]h ]h"]h$]h&]uh1jhjs~ubeh}(h]h ]h"]h$]h&]uh1jhj~hKhj7~ubj)}(h``gamma2_2`` standard gamma h](j)}(h ``gamma2_2``h]j)}(hj~h]hgamma2_2}(hj~hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj~ubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj~ubj)}(hhh]h)}(hstandard gammah]hstandard gamma}(hj~hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj~hKhj~ubah}(h]h ]h"]h$]h&]uh1jhj~ubeh}(h]h ]h"]h$]h&]uh1jhj~hKhj7~ubj)}(h.``pq`` perceptual quantizer transfer function h](j)}(h``pq``h]j)}(hj~h]hpq}(hj~hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj~ubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj~ubj)}(hhh]h)}(h&perceptual quantizer transfer functionh]h&perceptual quantizer transfer function}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhKhjubah}(h]h ]h"]h$]h&]uh1jhj~ubeh}(h]h ]h"]h$]h&]uh1jhjhKhj7~ubj)}(h,``hlg`` hybrid log–gamma transfer functionh](j)}(h``hlg``h]j)}(hj$h]hhlg}(hj&hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj"ubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjubj)}(hhh]h)}(h$hybrid log–gamma transfer functionh]h$hybrid log–gamma transfer function}(hj=hhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj:ubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhj9hKhj7~ubeh}(h]h ]h"]h$]h&]uh1jhj}ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj&|hhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jdpp_color_caps (C struct)c.dpp_color_capshNtauh1jhj&|hhhNhNubj)}(hhh](j)}(hdpp_color_capsh]j)}(hstruct dpp_color_capsh](j)}(hj h]hstruct}(hj~hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjzhhhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKubj)}(h h]h }(hjhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjzhhhjhKubj+)}(hdpp_color_capsh]j1)}(hjxh]hdpp_color_caps}(hjhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjzhhhjhKubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjvhhhjhKubah}(h]jqah ](jVjWeh"]h$]h&]j[j\)j]huh1jhjhKhjshhubj_)}(hhh]h)}(h=color pipeline capabilities for display pipe and plane blocksh]h=color pipeline capabilities for display pipe and plane blocks}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjhhubah}(h]h ]h"]h$]h&]uh1j^hjshhhjhKubeh}(h]h ](jstructeh"]h$]h&]jjjjjjjjjuh1jhhhj&|hNhNubj)}(hX**Definition**:: struct dpp_color_caps { uint16_t dcn_arch : 1; uint16_t input_lut_shared : 1; uint16_t icsc : 1; uint16_t dgam_ram : 1; uint16_t post_csc : 1; uint16_t gamma_corr : 1; uint16_t hw_3d_lut : 1; uint16_t ogam_ram : 1; uint16_t ocsc : 1; uint16_t dgam_rom_for_yuv : 1; struct rom_curve_caps dgam_rom_caps; struct rom_curve_caps ogam_rom_caps; }; **Members** ``dcn_arch`` all DCE generations treated the same ``input_lut_shared`` shared with DGAM. Input LUT is different than most LUTs, just plain 256-entry lookup ``icsc`` input color space conversion ``dgam_ram`` programmable degamma LUT ``post_csc`` post color space conversion, before gamut remap ``gamma_corr`` degamma correction ``hw_3d_lut`` 3D LUT support. It implies a shaper LUT before. It may be shared with MPC by setting mpc:shared_3d_lut flag ``ogam_ram`` programmable out/blend gamma LUT ``ocsc`` output color space conversion ``dgam_rom_for_yuv`` pre-defined degamma LUT for YUV planes ``dgam_rom_caps`` pre-definied curve caps for degamma 1D LUT ``ogam_rom_caps`` pre-definied curve caps for regamma 1D LUTh](h)}(h**Definition**::h](j)}(h**Definition**h]h Definition}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh:}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjubj)}(hXstruct dpp_color_caps { uint16_t dcn_arch : 1; uint16_t input_lut_shared : 1; uint16_t icsc : 1; uint16_t dgam_ram : 1; uint16_t post_csc : 1; uint16_t gamma_corr : 1; uint16_t hw_3d_lut : 1; uint16_t ogam_ram : 1; uint16_t ocsc : 1; uint16_t dgam_rom_for_yuv : 1; struct rom_curve_caps dgam_rom_caps; struct rom_curve_caps ogam_rom_caps; };h]hXstruct dpp_color_caps { uint16_t dcn_arch : 1; uint16_t input_lut_shared : 1; uint16_t icsc : 1; uint16_t dgam_ram : 1; uint16_t post_csc : 1; uint16_t gamma_corr : 1; uint16_t hw_3d_lut : 1; uint16_t ogam_ram : 1; uint16_t ocsc : 1; uint16_t dgam_rom_for_yuv : 1; struct rom_curve_caps dgam_rom_caps; struct rom_curve_caps ogam_rom_caps; };}hjsbah}(h]h ]h"]h$]h&]jHjIuh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjubh)}(h **Members**h]j)}(hjh]hMembers}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj ubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjubj)}(hhh](j)}(h2``dcn_arch`` all DCE generations treated the same h](j)}(h ``dcn_arch``h]j)}(hj-h]hdcn_arch}(hj/hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj+ubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj'ubj)}(hhh]h)}(h$all DCE generations treated the sameh]h$all DCE generations treated the same}(hjFhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjBhKhjCubah}(h]h ]h"]h$]h&]uh1j"hj'ubeh}(h]h ]h"]h$]h&]uh1jhjBhKhj$ubj)}(hj``input_lut_shared`` shared with DGAM. Input LUT is different than most LUTs, just plain 256-entry lookup h](j)}(h``input_lut_shared``h]j)}(hjfh]hinput_lut_shared}(hjhhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjdubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj`ubj)}(hhh]h)}(hTshared with DGAM. Input LUT is different than most LUTs, just plain 256-entry lookuph]hTshared with DGAM. Input LUT is different than most LUTs, just plain 256-entry lookup}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj|ubah}(h]h ]h"]h$]h&]uh1jhj`ubeh}(h]h ]h"]h$]h&]uh1jhj{hKhj$ubj)}(h&``icsc`` input color space conversion h](j)}(h``icsc``h]j)}(hjh]hicsc}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjubj)}(hhh]h)}(hinput color space conversionh]hinput color space conversion}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhKhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhKhj$ubj)}(h&``dgam_ram`` programmable degamma LUT h](j)}(h ``dgam_ram``h]j)}(hjـh]hdgam_ram}(hjۀhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj׀ubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjӀubj)}(hhh]h)}(hprogrammable degamma LUTh]hprogrammable degamma LUT}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhKhjubah}(h]h ]h"]h$]h&]uh1jhjӀubeh}(h]h ]h"]h$]h&]uh1jhjhKhj$ubj)}(h=``post_csc`` post color space conversion, before gamut remap h](j)}(h ``post_csc``h]j)}(hjh]hpost_csc}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj ubj)}(hhh]h)}(h/post color space conversion, before gamut remaph]h/post color space conversion, before gamut remap}(hj+hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj'hKhj(ubah}(h]h ]h"]h$]h&]uh1jhj ubeh}(h]h ]h"]h$]h&]uh1jhj'hKhj$ubj)}(h"``gamma_corr`` degamma correction h](j)}(h``gamma_corr``h]j)}(hjKh]h gamma_corr}(hjMhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjIubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjEubj)}(hhh]h)}(hdegamma correctionh]hdegamma correction}(hjdhhhNhNubah}(h]h ]h"]h$]h&]uh1hhj`hKhjaubah}(h]h ]h"]h$]h&]uh1jhjEubeh}(h]h ]h"]h$]h&]uh1jhj`hKhj$ubj)}(hz``hw_3d_lut`` 3D LUT support. It implies a shaper LUT before. It may be shared with MPC by setting mpc:shared_3d_lut flag h](j)}(h ``hw_3d_lut``h]j)}(hjh]h hw_3d_lut}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj~ubj)}(hhh]h)}(hk3D LUT support. It implies a shaper LUT before. It may be shared with MPC by setting mpc:shared_3d_lut flagh]hk3D LUT support. It implies a shaper LUT before. It may be shared with MPC by setting mpc:shared_3d_lut flag}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjubah}(h]h ]h"]h$]h&]uh1jhj~ubeh}(h]h ]h"]h$]h&]uh1jhjhKhj$ubj)}(h.``ogam_ram`` programmable out/blend gamma LUT h](j)}(h ``ogam_ram``h]j)}(hjh]hogam_ram}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjubj)}(hhh]h)}(h programmable out/blend gamma LUTh]h programmable out/blend gamma LUT}(hjׁhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjӁhKhjԁubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjӁhKhj$ubj)}(h'``ocsc`` output color space conversion h](j)}(h``ocsc``h]j)}(hjh]hocsc}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjubj)}(hhh]h)}(houtput color space conversionh]houtput color space conversion}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhj hKhj ubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhj hKhj$ubj)}(h<``dgam_rom_for_yuv`` pre-defined degamma LUT for YUV planes h](j)}(h``dgam_rom_for_yuv``h]j)}(hj0h]hdgam_rom_for_yuv}(hj2hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj.ubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj*ubj)}(hhh]h)}(h&pre-defined degamma LUT for YUV planesh]h&pre-defined degamma LUT for YUV planes}(hjIhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjEhKhjFubah}(h]h ]h"]h$]h&]uh1jhj*ubeh}(h]h ]h"]h$]h&]uh1jhjEhKhj$ubj)}(h=``dgam_rom_caps`` pre-definied curve caps for degamma 1D LUT h](j)}(h``dgam_rom_caps``h]j)}(hjih]h dgam_rom_caps}(hjkhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjgubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjcubj)}(hhh]h)}(h*pre-definied curve caps for degamma 1D LUTh]h*pre-definied curve caps for degamma 1D LUT}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhj~hKhjubah}(h]h ]h"]h$]h&]uh1jhjcubeh}(h]h ]h"]h$]h&]uh1jhj~hKhj$ubj)}(h<``ogam_rom_caps`` pre-definied curve caps for regamma 1D LUTh](j)}(h``ogam_rom_caps``h]j)}(hjh]h ogam_rom_caps}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjubj)}(hhh]h)}(h*pre-definied curve caps for regamma 1D LUTh]h*pre-definied curve caps for regamma 1D LUT}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhKhj$ubeh}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj&|hhhNhNubh)}(h**Note**h]j)}(hjh]hNote}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj&|hhubh)}(hJhdr_mult and gamut remap (CTM) are always available in DPP (in that order)h]hJhdr_mult and gamut remap (CTM) are always available in DPP (in that order)}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj&|hhubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jmpc_color_caps (C struct)c.mpc_color_capshNtauh1jhj&|hhhNhNubj)}(hhh](j)}(hmpc_color_capsh]j)}(hstruct mpc_color_capsh](j)}(hj h]hstruct}(hj#hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjhhhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKubj)}(h h]h }(hj1hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjhhhj0hKubj+)}(hmpc_color_capsh]j1)}(hjh]hmpc_color_caps}(hjChhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj?ubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjhhhj0hKubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjhhhj0hKubah}(h]jah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj0hKhjhhubj_)}(hhh]h)}(hGcolor pipeline capabilities for multiple pipe and plane combined blocksh]hGcolor pipeline capabilities for multiple pipe and plane combined blocks}(hjehhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjbhhubah}(h]h ]h"]h$]h&]uh1j^hjhhhj0hKubeh}(h]h ](jstructeh"]h$]h&]jjjj}jj}jjjuh1jhhhj&|hNhNubj)}(hX**Definition**:: struct mpc_color_caps { uint16_t gamut_remap : 1; uint16_t ogam_ram : 1; uint16_t ocsc : 1; uint16_t num_3dluts : 3; uint16_t num_rmcm_3dluts : 3; uint16_t shared_3d_lut:1; struct rom_curve_caps ogam_rom_caps; struct lut3d_caps mcm_3d_lut_caps; struct lut3d_caps rmcm_3d_lut_caps; bool preblend; }; **Members** ``gamut_remap`` color transformation matrix ``ogam_ram`` programmable out gamma LUT ``ocsc`` output color space conversion matrix ``num_3dluts`` MPC 3D LUT; always assumes a preceding shaper LUT ``num_rmcm_3dluts`` number of RMCM 3D LUTS; always assumes a preceding shaper LUT ``shared_3d_lut`` shared 3D LUT flag. Can be either DPP or MPC, but single instance ``ogam_rom_caps`` pre-definied curve caps for regamma 1D LUT ``mcm_3d_lut_caps`` HW support cap for MCM LUT memory ``rmcm_3d_lut_caps`` HW support cap for RMCM LUT memory ``preblend`` whether color manager supports preblend with MPCh](h)}(h**Definition**::h](j)}(h**Definition**h]h Definition}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh:}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjubj)}(hXRstruct mpc_color_caps { uint16_t gamut_remap : 1; uint16_t ogam_ram : 1; uint16_t ocsc : 1; uint16_t num_3dluts : 3; uint16_t num_rmcm_3dluts : 3; uint16_t shared_3d_lut:1; struct rom_curve_caps ogam_rom_caps; struct lut3d_caps mcm_3d_lut_caps; struct lut3d_caps rmcm_3d_lut_caps; bool preblend; };h]hXRstruct mpc_color_caps { uint16_t gamut_remap : 1; uint16_t ogam_ram : 1; uint16_t ocsc : 1; uint16_t num_3dluts : 3; uint16_t num_rmcm_3dluts : 3; uint16_t shared_3d_lut:1; struct rom_curve_caps ogam_rom_caps; struct lut3d_caps mcm_3d_lut_caps; struct lut3d_caps rmcm_3d_lut_caps; bool preblend; };}hjsbah}(h]h ]h"]h$]h&]jHjIuh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjubh)}(h **Members**h]j)}(hjh]hMembers}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMhjubj)}(hhh](j)}(h,``gamut_remap`` color transformation matrix h](j)}(h``gamut_remap``h]j)}(hj҃h]h gamut_remap}(hjԃhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjЃubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj̃ubj)}(hhh]h)}(hcolor transformation matrixh]hcolor transformation matrix}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhKhjubah}(h]h ]h"]h$]h&]uh1jhj̃ubeh}(h]h ]h"]h$]h&]uh1jhjhKhjɃubj)}(h(``ogam_ram`` programmable out gamma LUT h](j)}(h ``ogam_ram``h]j)}(hj h]hogam_ram}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj ubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjubj)}(hhh]h)}(hprogrammable out gamma LUTh]hprogrammable out gamma LUT}(hj$hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj hKhj!ubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhj hKhjɃubj)}(h.``ocsc`` output color space conversion matrix h](j)}(h``ocsc``h]j)}(hjDh]hocsc}(hjFhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjBubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj>ubj)}(hhh]h)}(h$output color space conversion matrixh]h$output color space conversion matrix}(hj]hhhNhNubah}(h]h ]h"]h$]h&]uh1hhjYhKhjZubah}(h]h ]h"]h$]h&]uh1jhj>ubeh}(h]h ]h"]h$]h&]uh1jhjYhKhjɃubj)}(hA``num_3dluts`` MPC 3D LUT; always assumes a preceding shaper LUT h](j)}(h``num_3dluts``h]j)}(hj}h]h num_3dluts}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj{ubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjwubj)}(hhh]h)}(h1MPC 3D LUT; always assumes a preceding shaper LUTh]h1MPC 3D LUT; always assumes a preceding shaper LUT}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhKhjubah}(h]h ]h"]h$]h&]uh1jhjwubeh}(h]h ]h"]h$]h&]uh1jhjhKhjɃubj)}(hR``num_rmcm_3dluts`` number of RMCM 3D LUTS; always assumes a preceding shaper LUT h](j)}(h``num_rmcm_3dluts``h]j)}(hjh]hnum_rmcm_3dluts}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjubj)}(hhh]h)}(h=number of RMCM 3D LUTS; always assumes a preceding shaper LUTh]h=number of RMCM 3D LUTS; always assumes a preceding shaper LUT}(hjτhhhNhNubah}(h]h ]h"]h$]h&]uh1hhj˄hKhj̄ubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhj˄hKhjɃubj)}(hT``shared_3d_lut`` shared 3D LUT flag. Can be either DPP or MPC, but single instance h](j)}(h``shared_3d_lut``h]j)}(hjh]h shared_3d_lut}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjubj)}(hhh]h)}(hAshared 3D LUT flag. Can be either DPP or MPC, but single instanceh]hAshared 3D LUT flag. Can be either DPP or MPC, but single instance}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhKhjɃubj)}(h=``ogam_rom_caps`` pre-definied curve caps for regamma 1D LUT h](j)}(h``ogam_rom_caps``h]j)}(hj)h]h ogam_rom_caps}(hj+hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj'ubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj#ubj)}(hhh]h)}(h*pre-definied curve caps for regamma 1D LUTh]h*pre-definied curve caps for regamma 1D LUT}(hjBhhhNhNubah}(h]h ]h"]h$]h&]uh1hhj>hKhj?ubah}(h]h ]h"]h$]h&]uh1jhj#ubeh}(h]h ]h"]h$]h&]uh1jhj>hKhjɃubj)}(h6``mcm_3d_lut_caps`` HW support cap for MCM LUT memory h](j)}(h``mcm_3d_lut_caps``h]j)}(hjbh]hmcm_3d_lut_caps}(hjdhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj`ubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj\ubj)}(hhh]h)}(h!HW support cap for MCM LUT memoryh]h!HW support cap for MCM LUT memory}(hj{hhhNhNubah}(h]h ]h"]h$]h&]uh1hhjwhKhjxubah}(h]h ]h"]h$]h&]uh1jhj\ubeh}(h]h ]h"]h$]h&]uh1jhjwhKhjɃubj)}(h8``rmcm_3d_lut_caps`` HW support cap for RMCM LUT memory h](j)}(h``rmcm_3d_lut_caps``h]j)}(hjh]hrmcm_3d_lut_caps}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjubj)}(hhh]h)}(h"HW support cap for RMCM LUT memoryh]h"HW support cap for RMCM LUT memory}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhKhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhKhjɃubj)}(h=``preblend`` whether color manager supports preblend with MPCh](j)}(h ``preblend``h]j)}(hjԅh]hpreblend}(hjօhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj҅ubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhj΅ubj)}(hhh]h)}(h0whether color manager supports preblend with MPCh]h0whether color manager supports preblend with MPC}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhKhjubah}(h]h ]h"]h$]h&]uh1jhj΅ubeh}(h]h ]h"]h$]h&]uh1jhjhKhjɃubeh}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj&|hhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jdc_color_caps (C struct)c.dc_color_capshNtauh1jhj&|hhhNhNubj)}(hhh](j)}(h dc_color_capsh]j)}(hstruct dc_color_capsh](j)}(hj h]hstruct}(hj.hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj*hhhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMubj)}(h h]h }(hj<hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj*hhhj;hMubj+)}(h dc_color_capsh]j1)}(hj(h]h dc_color_caps}(hjNhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjJubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj*hhhj;hMubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj&hhhj;hMubah}(h]j!ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj;hMhj#hhubj_)}(hhh]h)}(h2color pipes capabilities for DPP and MPC hw blocksh]h2color pipes capabilities for DPP and MPC hw blocks}(hjphhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM hjmhhubah}(h]h ]h"]h$]h&]uh1j^hj#hhhj;hMubeh}(h]h ](jstructeh"]h$]h&]jjjjjjjjjuh1jhhhj&|hNhNubj)}(h**Definition**:: struct dc_color_caps { struct dpp_color_caps dpp; struct mpc_color_caps mpc; }; **Members** ``dpp`` color pipes caps for DPP ``mpc`` color pipes caps for MPCh](h)}(h**Definition**::h](j)}(h**Definition**h]h Definition}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh:}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMhjubj)}(hWstruct dc_color_caps { struct dpp_color_caps dpp; struct mpc_color_caps mpc; };h]hWstruct dc_color_caps { struct dpp_color_caps dpp; struct mpc_color_caps mpc; };}hjsbah}(h]h ]h"]h$]h&]jHjIuh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMhjubh)}(h **Members**h]j)}(hjh]hMembers}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMhjubj)}(hhh](j)}(h!``dpp`` color pipes caps for DPP h](j)}(h``dpp``h]j)}(hj݆h]hdpp}(hj߆hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjۆubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMhj׆ubj)}(hhh]h)}(hcolor pipes caps for DPPh]hcolor pipes caps for DPP}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMhjubah}(h]h ]h"]h$]h&]uh1jhj׆ubeh}(h]h ]h"]h$]h&]uh1jhjhMhjԆubj)}(h ``mpc`` color pipes caps for MPCh](j)}(h``mpc``h]j)}(hjh]hmpc}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMhjubj)}(hhh]h)}(hcolor pipes caps for MPCh]hcolor pipes caps for MPC}(hj/hhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMhj,ubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhj+hMhjԆubeh}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj&|hhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jpipe_split_policy (C enum)c.pipe_split_policyhNtauh1jhj&|hhhNhNubj)}(hhh](j)}(hpipe_split_policyh]j)}(henum pipe_split_policyh](j)}(hje6h]henum}(hjphhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjlhhhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMubj)}(h h]h }(hj~hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjlhhhj}hMubj+)}(hpipe_split_policyh]j1)}(hjjh]hpipe_split_policy}(hjhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjlhhhj}hMubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjhhhhj}hMubah}(h]jcah ](jVjWeh"]h$]h&]j[j\)j]huh1jhj}hMhjehhubj_)}(hhh]h)}(h$Pipe split strategy supported by DCNh]h$Pipe split strategy supported by DCN}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMlhjhhubah}(h]h ]h"]h$]h&]uh1j^hjehhhj}hMubeh}(h]h ](jenumeh"]h$]h&]jjjjʇjjʇjjjuh1jhhhj&|hNhNubj)}(hX**Constants** ``MPC_SPLIT_DYNAMIC`` DC will automatically decide how to split the pipe in order to bring the best trade-off between performance and power consumption. This is the recommended option. ``MPC_SPLIT_AVOID`` Avoid pipe split, which means that DC will not try any sort of split optimization. ``MPC_SPLIT_AVOID_MULT_DISP`` With this option, DC will only try to optimize the pipe utilization when using a single display; if the user connects to a second display, DC will avoid pipe split.h](h)}(h **Constants**h]j)}(hjԇh]h Constants}(hjևhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj҇ubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMphj·ubj)}(hhh](j)}(h``MPC_SPLIT_DYNAMIC`` DC will automatically decide how to split the pipe in order to bring the best trade-off between performance and power consumption. This is the recommended option. h](j)}(h``MPC_SPLIT_DYNAMIC``h]j)}(hjh]hMPC_SPLIT_DYNAMIC}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMuhjubj)}(hhh]h)}(hDC will automatically decide how to split the pipe in order to bring the best trade-off between performance and power consumption. This is the recommended option.h]hDC will automatically decide how to split the pipe in order to bring the best trade-off between performance and power consumption. This is the recommended option.}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMshj ubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMuhjubj)}(hg``MPC_SPLIT_AVOID`` Avoid pipe split, which means that DC will not try any sort of split optimization. h](j)}(h``MPC_SPLIT_AVOID``h]j)}(hj-h]hMPC_SPLIT_AVOID}(hj/hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj+ubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMyhj'ubj)}(hhh]h)}(hRAvoid pipe split, which means that DC will not try any sort of split optimization.h]hRAvoid pipe split, which means that DC will not try any sort of split optimization.}(hjFhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMxhjCubah}(h]h ]h"]h$]h&]uh1jhj'ubeh}(h]h ]h"]h$]h&]uh1jhjBhMyhjubj)}(h``MPC_SPLIT_AVOID_MULT_DISP`` With this option, DC will only try to optimize the pipe utilization when using a single display; if the user connects to a second display, DC will avoid pipe split.h](j)}(h``MPC_SPLIT_AVOID_MULT_DISP``h]j)}(hjgh]hMPC_SPLIT_AVOID_MULT_DISP}(hjihhhNhNubah}(h]h ]h"]h$]h&]uh1jhjeubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM}hjaubj)}(hhh]h)}(hWith this option, DC will only try to optimize the pipe utilization when using a single display; if the user connects to a second display, DC will avoid pipe split.h]hWith this option, DC will only try to optimize the pipe utilization when using a single display; if the user connects to a second display, DC will avoid pipe split.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM|hj}ubah}(h]h ]h"]h$]h&]uh1jhjaubeh}(h]h ]h"]h$]h&]uh1jhj|hM}hjubeh}(h]h ]h"]h$]h&]uh1jhj·ubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj&|hhhNhNubh)}(h**Description**h]j)}(hjh]h Description}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMhj&|hhubh)}(hlThis enum is used to define the pipe split policy supported by DCN. By default, DC favors MPC_SPLIT_DYNAMIC.h]hlThis enum is used to define the pipe split policy supported by DCN. By default, DC favors MPC_SPLIT_DYNAMIC.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMmhj&|hhubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jdc_validation_set (C struct)c.dc_validation_sethNtauh1jhj&|hhhNhNubj)}(hhh](j)}(hdc_validation_seth]j)}(hstruct dc_validation_seth](j)}(hj h]hstruct}(hjhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjhhhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMsubj)}(h h]h }(hjhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjhhhjhMsubj+)}(hdc_validation_seth]j1)}(hjh]hdc_validation_set}(hjhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjhhhjhMsubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjhhhjhMsubah}(h]jۈah ](jVjWeh"]h$]h&]j[j\)j]huh1jhjhMshj݈hhubj_)}(hhh]h)}(h:Struct to store surface/stream associations for validationh]h:Struct to store surface/stream associations for validation}(hj*hhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMhj'hhubah}(h]h ]h"]h$]h&]uh1j^hj݈hhhjhMsubeh}(h]h ](jstructeh"]h$]h&]jjjjBjjBjjjuh1jhhhj&|hNhNubj)}(hX,**Definition**:: struct dc_validation_set { struct dc_stream_state *stream; struct dc_plane_state *plane_states[MAX_SURFACES]; uint8_t plane_count; }; **Members** ``stream`` Stream state properties ``plane_states`` Surface state ``plane_count`` Total of active planesh](h)}(h**Definition**::h](j)}(h**Definition**h]h Definition}(hjNhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjJubh:}(hjJhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMhjFubj)}(hstruct dc_validation_set { struct dc_stream_state *stream; struct dc_plane_state *plane_states[MAX_SURFACES]; uint8_t plane_count; };h]hstruct dc_validation_set { struct dc_stream_state *stream; struct dc_plane_state *plane_states[MAX_SURFACES]; uint8_t plane_count; };}hjgsbah}(h]h ]h"]h$]h&]jHjIuh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMhjFubh)}(h **Members**h]j)}(hjxh]hMembers}(hjzhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjvubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMhjFubj)}(hhh](j)}(h#``stream`` Stream state properties h](j)}(h ``stream``h]j)}(hjh]hstream}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMhjubj)}(hhh]h)}(hStream state propertiesh]hStream state properties}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMhjubj)}(h``plane_states`` Surface state h](j)}(h``plane_states``h]j)}(hjЉh]h plane_states}(hj҉hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjΉubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMhjʉubj)}(hhh]h)}(h Surface stateh]h Surface state}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhMhjubah}(h]h ]h"]h$]h&]uh1jhjʉubeh}(h]h ]h"]h$]h&]uh1jhjhMhjubj)}(h&``plane_count`` Total of active planesh](j)}(h``plane_count``h]j)}(hj h]h plane_count}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMhjubj)}(hhh]h)}(hTotal of active planesh]hTotal of active planes}(hj"hhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhMhjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhMhjubeh}(h]h ]h"]h$]h&]uh1jhjFubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj&|hhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j0dc_get_underflow_debug_data_for_otg (C function)%c.dc_get_underflow_debug_data_for_otghNtauh1jhj&|hhhNhNubj)}(hhh](j)}(hxvoid dc_get_underflow_debug_data_for_otg (struct dc *dc, int primary_otg_inst, struct dc_underflow_debug_data *out_data)h]j)}(hwvoid dc_get_underflow_debug_data_for_otg(struct dc *dc, int primary_otg_inst, struct dc_underflow_debug_data *out_data)h](j')}(hvoidh]hvoid}(hjchhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hj_hhhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM ubj)}(h h]h }(hjrhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj_hhhjqhM ubj+)}(h#dc_get_underflow_debug_data_for_otgh]j1)}(h#dc_get_underflow_debug_data_for_otgh]h#dc_get_underflow_debug_data_for_otg}(hjhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hj_hhhjqhM ubj')}(hO(struct dc *dc, int primary_otg_inst, struct dc_underflow_debug_data *out_data)h](j')}(h struct dc *dch](j)}(hj h]hstruct}(hjhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjubj)}(h h]h }(hjhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjubh)}(hhh]j1)}(hdch]hdc}(hjhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjmodnameN classnameNj=j@)}jC]j()}j (jsb%c.dc_get_underflow_debug_data_for_otgasbuh1hhjubj)}(h h]h }(hjފhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjubj&()}(hj)(h]h*}(hjhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjubj1)}(hdch]hdc}(hjhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjubj')}(hint primary_otg_insth](j')}(hinth]hint}(hjhhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hjubj)}(h h]h }(hj hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjubj1)}(hprimary_otg_insth]hprimary_otg_inst}(hj.hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjubj')}(h(struct dc_underflow_debug_data *out_datah](j)}(hj h]hstruct}(hjGhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjCubj)}(h h]h }(hjThhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjCubh)}(hhh]j1)}(hdc_underflow_debug_datah]hdc_underflow_debug_data}(hjehhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjbubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjgmodnameN classnameNj=j@)}jC]jڊ%c.dc_get_underflow_debug_data_for_otgasbuh1hhjCubj)}(h h]h }(hjhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjCubj&()}(hj)(h]h*}(hjhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjCubj1)}(hout_datah]hout_data}(hjhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjCubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjubeh}(h]h ]h"]h$]h&]jHjIuh1j'hj_hhhjqhM ubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhj[hhhjqhM ubah}(h]jVah ](jVjWeh"]h$]h&]j[j\)j]huh1jhjqhM hjXhhubj_)}(hhh]h)}(hRetrieve underflow debug data.h]hRetrieve underflow debug data.}(hjȋhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM hjŋhhubah}(h]h ]h"]h$]h&]uh1j^hjXhhhjqhM ubeh}(h]h ](jfunctioneh"]h$]h&]jjjjjjjjjuh1jhhhj&|hNhNubj)}(hX8**Parameters** ``struct dc *dc`` Pointer to the display core context. ``int primary_otg_inst`` Instance index of the primary OTG that underflowed. ``struct dc_underflow_debug_data *out_data`` Pointer to a dc_underflow_debug_data struct to be filled with debug information. **Description** This function collects and logs underflow-related HW states when underflow happens, including OTG underflow status, current read positions, frame count, and per-HUBP debug data. The results are stored in the provided out_data structure for further analysis or logging.h](h)}(h**Parameters**h]j)}(hjh]h Parameters}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM# hjubj)}(hhh](j)}(h7``struct dc *dc`` Pointer to the display core context. h](j)}(h``struct dc *dc``h]j)}(hj h]h struct dc *dc}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM! hjubj)}(hhh]h)}(h$Pointer to the display core context.h]h$Pointer to the display core context.}(hj"hhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhM! hjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhM! hjubj)}(hM``int primary_otg_inst`` Instance index of the primary OTG that underflowed. h](j)}(h``int primary_otg_inst``h]j)}(hjBh]hint primary_otg_inst}(hjDhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj@ubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM" hj<ubj)}(hhh]h)}(h3Instance index of the primary OTG that underflowed.h]h3Instance index of the primary OTG that underflowed.}(hj[hhhNhNubah}(h]h ]h"]h$]h&]uh1hhjWhM" hjXubah}(h]h ]h"]h$]h&]uh1jhj<ubeh}(h]h ]h"]h$]h&]uh1jhjWhM" hjubj)}(h~``struct dc_underflow_debug_data *out_data`` Pointer to a dc_underflow_debug_data struct to be filled with debug information. h](j)}(h,``struct dc_underflow_debug_data *out_data``h]j)}(hj{h]h(struct dc_underflow_debug_data *out_data}(hj}hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjyubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM# hjuubj)}(hhh]h)}(hPPointer to a dc_underflow_debug_data struct to be filled with debug information.h]hPPointer to a dc_underflow_debug_data struct to be filled with debug information.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhM# hjubah}(h]h ]h"]h$]h&]uh1jhjuubeh}(h]h ]h"]h$]h&]uh1jhjhM# hjubeh}(h]h ]h"]h$]h&]uh1jhjubh)}(h**Description**h]j)}(hjh]h Description}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM% hjubh)}(hX This function collects and logs underflow-related HW states when underflow happens, including OTG underflow status, current read positions, frame count, and per-HUBP debug data. The results are stored in the provided out_data structure for further analysis or logging.h]hX This function collects and logs underflow-related HW states when underflow happens, including OTG underflow status, current read positions, frame count, and per-HUBP debug data. The results are stored in the provided out_data structure for further analysis or logging.}(hǰhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM$ hjubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj&|hhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](j/dc_capture_register_software_state (C function)$c.dc_capture_register_software_statehNtauh1jhj&|hhhNhNubj)}(hhh](j)}(habool dc_capture_register_software_state (struct dc *dc, struct dc_register_software_state *state)h]j)}(h`bool dc_capture_register_software_state(struct dc *dc, struct dc_register_software_state *state)h](j')}(hjbTh]hbool}(hjhhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hjhhhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM ubj)}(h h]h }(hj hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjhhhjhM ubj+)}(h"dc_capture_register_software_stateh]j1)}(h"dc_capture_register_software_stateh]h"dc_capture_register_software_state}(hjhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjhhhjhM ubj')}(h9(struct dc *dc, struct dc_register_software_state *state)h](j')}(h struct dc *dch](j)}(hj h]hstruct}(hj7hhhNhNubah}(h]h ]jah"]h$]h&]uh1jhj3ubj)}(h h]h }(hjDhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj3ubh)}(hhh]j1)}(hdch]hdc}(hjUhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjRubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjWmodnameN classnameNj=j@)}jC]j()}j (jsb$c.dc_capture_register_software_stateasbuh1hhj3ubj)}(h h]h }(hjuhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhj3ubj&()}(hj)(h]h*}(hjhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hj3ubj1)}(hdch]hdc}(hjhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj3ubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj/ubj')}(h(struct dc_register_software_state *stateh](j)}(hj h]hstruct}(hjhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjubj)}(h h]h }(hjhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjubh)}(hhh]j1)}(hdc_register_software_stateh]hdc_register_software_state}(hjǍhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjčubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjɍmodnameN classnameNj=j@)}jC]jq$c.dc_capture_register_software_stateasbuh1hhjubj)}(h h]h }(hjhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjubj&()}(hj)(h]h*}(hjhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjubj1)}(hstateh]hstate}(hjhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hj/ubeh}(h]h ]h"]h$]h&]jHjIuh1j'hjhhhjhM ubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjhhhjhM ubah}(h]jah ](jVjWeh"]h$]h&]j[j\)j]huh1jhjhM hjhhubj_)}(hhh]h)}(h/Capture software state for register programmingh]h/Capture software state for register programming}(hj*hhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM hj'hhubah}(h]h ]h"]h$]h&]uh1j^hjhhhjhM ubeh}(h]h ](jfunctioneh"]h$]h&]jjjjBjjBjjjuh1jhhhj&|hNhNubj)}(hXM**Parameters** ``struct dc *dc`` DC context containing current display configuration ``struct dc_register_software_state *state`` Pointer to dc_register_software_state structure to populate **Description** Extracts all software state variables that are used to program hardware register fields across the display driver pipeline. This provides a complete snapshot of the software configuration that drives hardware register programming. The function traverses the DC context and extracts values from: - Stream configurations (timing, format, DSC settings) - Plane states (surface format, rotation, scaling, cursor) - Pipe contexts (resource allocation, blending, viewport) - Clock manager (display clocks, DPP clocks, pixel clocks) - Resource context (DET buffer allocation, ODM configuration) This is essential for underflow debugging as it captures the exact software state that determines how registers are programmed, allowing analysis of whether underflow is caused by incorrect register programming or timing issues. **Return** true if state was successfully captured, false on errorh](h)}(h**Parameters**h]j)}(hjLh]h Parameters}(hjNhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjJubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM hjFubj)}(hhh](j)}(hF``struct dc *dc`` DC context containing current display configuration h](j)}(h``struct dc *dc``h]j)}(hjkh]h struct dc *dc}(hjmhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjiubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM hjeubj)}(hhh]h)}(h3DC context containing current display configurationh]h3DC context containing current display configuration}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhM hjubah}(h]h ]h"]h$]h&]uh1jhjeubeh}(h]h ]h"]h$]h&]uh1jhjhM hjbubj)}(hi``struct dc_register_software_state *state`` Pointer to dc_register_software_state structure to populate h](j)}(h,``struct dc_register_software_state *state``h]j)}(hjh]h(struct dc_register_software_state *state}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM hjubj)}(hhh]h)}(h;Pointer to dc_register_software_state structure to populateh]h;Pointer to dc_register_software_state structure to populate}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhM hjubah}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]uh1jhjhM hjbubeh}(h]h ]h"]h$]h&]uh1jhjFubh)}(h**Description**h]j)}(hjߎh]h Description}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjݎubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM hjFubh)}(hExtracts all software state variables that are used to program hardware register fields across the display driver pipeline. This provides a complete snapshot of the software configuration that drives hardware register programming.h]hExtracts all software state variables that are used to program hardware register fields across the display driver pipeline. This provides a complete snapshot of the software configuration that drives hardware register programming.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM hjFubh)}(hXdThe function traverses the DC context and extracts values from: - Stream configurations (timing, format, DSC settings) - Plane states (surface format, rotation, scaling, cursor) - Pipe contexts (resource allocation, blending, viewport) - Clock manager (display clocks, DPP clocks, pixel clocks) - Resource context (DET buffer allocation, ODM configuration)h]hXdThe function traverses the DC context and extracts values from: - Stream configurations (timing, format, DSC settings) - Plane states (surface format, rotation, scaling, cursor) - Pipe contexts (resource allocation, blending, viewport) - Clock manager (display clocks, DPP clocks, pixel clocks) - Resource context (DET buffer allocation, ODM configuration)}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM hjFubh)}(hThis is essential for underflow debugging as it captures the exact software state that determines how registers are programmed, allowing analysis of whether underflow is caused by incorrect register programming or timing issues.h]hThis is essential for underflow debugging as it captures the exact software state that determines how registers are programmed, allowing analysis of whether underflow is caused by incorrect register programming or timing issues.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM hjFubh)}(h **Return**h]j)}(hj$h]hReturn}(hj&hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj"ubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM hjFubh)}(h7true if state was successfully captured, false on errorh]h7true if state was successfully captured, false on error}(hj:hhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM hjFubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj&|hhhNhNubj)}(hhh]h}(h]h ]h"]h$]h&]entries](jdc_get_qos_info (C function)c.dc_get_qos_infohNtauh1jhj&|hhhNhNubj)}(hhh](j)}(h>bool dc_get_qos_info (struct dc *dc, struct dc_qos_info *info)h]j)}(h=bool dc_get_qos_info(struct dc *dc, struct dc_qos_info *info)h](j')}(hjbTh]hbool}(hjihhhNhNubah}(h]h ]j'ah"]h$]h&]uh1j'hjehhhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM ubj)}(h h]h }(hjwhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjehhhjvhM ubj+)}(hdc_get_qos_infoh]j1)}(hdc_get_qos_infoh]hdc_get_qos_info}(hjhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjubah}(h]h ](jCjDeh"]h$]h&]jHjIuh1j*hjehhhjvhM ubj')}(h)(struct dc *dc, struct dc_qos_info *info)h](j')}(h struct dc *dch](j)}(hj h]hstruct}(hjhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjubj)}(h h]h }(hjhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjubh)}(hhh]j1)}(hdch]hdc}(hjÏhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetjŏmodnameN classnameNj=j@)}jC]j()}j (jsbc.dc_get_qos_infoasbuh1hhjubj)}(h h]h }(hjhhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjubj&()}(hj)(h]h*}(hjhhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjubj1)}(hdch]hdc}(hjhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjubj')}(hstruct dc_qos_info *infoh](j)}(hj h]hstruct}(hjhhhNhNubah}(h]h ]jah"]h$]h&]uh1jhjubj)}(h h]h }(hj$hhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjubh)}(hhh]j1)}(h dc_qos_infoh]h dc_qos_info}(hj5hhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hj2ubah}(h]h ]h"]h$]h&] refdomainjreftypej ( reftargetj7modnameN classnameNj=j@)}jC]jߏc.dc_get_qos_infoasbuh1hhjubj)}(h h]h }(hjShhhNhNubah}(h]h ]j&ah"]h$]h&]uh1jhjubj&()}(hj)(h]h*}(hjahhhNhNubah}(h]h ]j2(ah"]h$]h&]uh1j%(hjubj1)}(hinfoh]hinfo}(hjnhhhNhNubah}(h]h ]j<ah"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]noemphjHjIuh1j'hjubeh}(h]h ]h"]h$]h&]jHjIuh1j'hjehhhjvhM ubeh}(h]h ]h"]h$]h&]jHjIjPuh1jjQjRhjahhhjvhM ubah}(h]j\ah ](jVjWeh"]h$]h&]j[j\)j]huh1jhjvhM hj^hhubj_)}(hhh]h)}(h?Retrieve Quality of Service (QoS) information from display coreh]h?Retrieve Quality of Service (QoS) information from display core}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM hjhhubah}(h]h ]h"]h$]h&]uh1j^hj^hhhjvhM ubeh}(h]h ](jfunctioneh"]h$]h&]jjjjjjjjjuh1jhhhj&|hNhNubj)}(hX%**Parameters** ``struct dc *dc`` DC context containing current display configuration ``struct dc_qos_info *info`` Pointer to dc_qos_info structure to populate with QoS metrics **Description** This function retrieves QoS metrics from the display core that can be used by benchmark tools to analyze display system performance. The function may take several milliseconds to execute due to hardware measurement requirements. QoS information includes: - Bandwidth bounds (lower limits in Mbps) - Latency bounds (upper limits in nanoseconds) - Hardware-measured bandwidth metrics (peak/average in Mbps) - Hardware-measured latency metrics (maximum/average in nanoseconds) The function will populate the provided dc_qos_info structure with current QoS measurements. If hardware measurement functions are not available for the current DCN version, the function returns false with zero'd info structure. **Return** true if QoS information was successfully retrieved, false if measurement functions are unavailable or hardware measurements cannot be performedh](h)}(h**Parameters**h]j)}(hjh]h Parameters}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM hjubj)}(hhh](j)}(hF``struct dc *dc`` DC context containing current display configuration h](j)}(h``struct dc *dc``h]j)}(hjِh]h struct dc *dc}(hjېhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjאubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM hjӐubj)}(hhh]h)}(h3DC context containing current display configurationh]h3DC context containing current display configuration}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhM hjubah}(h]h ]h"]h$]h&]uh1jhjӐubeh}(h]h ]h"]h$]h&]uh1jhjhM hjАubj)}(h[``struct dc_qos_info *info`` Pointer to dc_qos_info structure to populate with QoS metrics h](j)}(h``struct dc_qos_info *info``h]j)}(hjh]hstruct dc_qos_info *info}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM hj ubj)}(hhh]h)}(h=Pointer to dc_qos_info structure to populate with QoS metricsh]h=Pointer to dc_qos_info structure to populate with QoS metrics}(hj+hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj'hM hj(ubah}(h]h ]h"]h$]h&]uh1jhj ubeh}(h]h ]h"]h$]h&]uh1jhj'hM hjАubeh}(h]h ]h"]h$]h&]uh1jhjubh)}(h**Description**h]j)}(hjMh]h Description}(hjOhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjKubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM hjubh)}(hThis function retrieves QoS metrics from the display core that can be used by benchmark tools to analyze display system performance. The function may take several milliseconds to execute due to hardware measurement requirements.h]hThis function retrieves QoS metrics from the display core that can be used by benchmark tools to analyze display system performance. The function may take several milliseconds to execute due to hardware measurement requirements.}(hjchhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM hjubh)}(hQoS information includes: - Bandwidth bounds (lower limits in Mbps) - Latency bounds (upper limits in nanoseconds) - Hardware-measured bandwidth metrics (peak/average in Mbps) - Hardware-measured latency metrics (maximum/average in nanoseconds)h]hQoS information includes: - Bandwidth bounds (lower limits in Mbps) - Latency bounds (upper limits in nanoseconds) - Hardware-measured bandwidth metrics (peak/average in Mbps) - Hardware-measured latency metrics (maximum/average in nanoseconds)}(hjrhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM hjubh)}(hThe function will populate the provided dc_qos_info structure with current QoS measurements. If hardware measurement functions are not available for the current DCN version, the function returns false with zero'd info structure.h]hThe function will populate the provided dc_qos_info structure with current QoS measurements. If hardware measurement functions are not available for the current DCN version, the function returns false with zero’d info structure.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM" hjubh)}(h **Return**h]j)}(hjh]hReturn}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM& hjubh)}(htrue if QoS information was successfully retrieved, false if measurement functions are unavailable or hardware measurements cannot be performedh]htrue if QoS information was successfully retrieved, false if measurement functions are unavailable or hardware measurements cannot be performed}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhv/var/lib/git/docbuild/linux/Documentation/gpu/amdgpu/display/display-manager:71: ./drivers/gpu/drm/amd/display/dc/dc.hhM' hjubeh}(h]h ] kernelindentah"]h$]h&]uh1jhj&|hhhNhNubh)}(hThe color pipeline has undergone major changes between DCN hardware generations. What's possible to do before and after blending depends on hardware capabilities, as illustrated below by the DCN 2.0 and DCN 3.0 families schemas.h]hThe color pipeline has undergone major changes between DCN hardware generations. What’s possible to do before and after blending depends on hardware capabilities, as illustrated below by the DCN 2.0 and DCN 3.0 families schemas.3f}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKJhj&|hhubh)}(h)**DCN 2.0 family color caps and mapping**h]j)}(hjΑh]h%DCN 2.0 family color caps and mapping}(hjБhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj̑ubah}(h]h ]h"]h$]h&]uh1hhhhKOhj&|hhubkfigure kernel_figure)}(hhh]hfigure)}(hhh]himage)}(h+.. kernel-figure:: dcn2_cm_drm_current.svg h]h}(h]h ]h"]h$]h&]uri*gpu/amdgpu/display/dcn2_cm_drm_current.svg candidates}j)(jsuh1jhjhhhKubah}(h]h ]h"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]uh1jhj&|hhhhhKRubh)}(h)**DCN 3.0 family color caps and mapping**h]j)}(hj h]h%DCN 3.0 family color caps and mapping}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj ubah}(h]h ]h"]h$]h&]uh1hhhhKShj&|hhubj)}(hhh]j)}(hhh]j)}(h+.. kernel-figure:: dcn3_cm_drm_current.svg h]h}(h]h ]h"]h$]h&]uri*gpu/amdgpu/display/dcn3_cm_drm_current.svgj}j)(j2suh1jhj$hhhKubah}(h]h ]h"]h$]h&]uh1jhj!ubah}(h]h ]h"]h$]h&]uh1jhj&|hhhhhKVubeh}(h]jah ]h"]-dc color capabilities between dcn generationsah$]h&]uh1hhj]HhhhhhK7ubeh}(h]jqah ]h"]color management propertiesah$]h&]uh1hhhhhhhhK-ubh)}(hhh](h)}(hBlend Mode Propertiesh]hBlend Mode Properties}(hjQhhhNhNubah}(h]h ]h"]h$]h&]hjuh1hhjNhhhhhKXubh)}(hXPixel blend mode is a DRM plane composition property of :c:type:`drm_plane` used to describes how pixels from a foreground plane (fg) are composited with the background plane (bg). Here, we present main concepts of DRM blend mode to help to understand how this property is mapped to AMD DC interface. See more about this DRM property and the alpha blending equations in :ref:`DRM Plane Composition Properties `.h](h8Pixel blend mode is a DRM plane composition property of }(hj_hhhNhNubh)}(h:c:type:`drm_plane`h]j)}(hjih]h drm_plane}(hjkhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjgubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAj drm_planeuh1hhhhKZhj_ubhX' used to describes how pixels from a foreground plane (fg) are composited with the background plane (bg). Here, we present main concepts of DRM blend mode to help to understand how this property is mapped to AMD DC interface. See more about this DRM property and the alpha blending equations in }(hj_hhhNhNubh)}(hF:ref:`DRM Plane Composition Properties `h]hinline)}(hjh]h DRM Plane Composition Properties}(hjhhhNhNubah}(h]h ](jstdstd-refeh"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]refdocj refdomainjreftyperef refexplicitrefwarnjplane_composition_propertiesuh1hhhhKZhj_ubh.}(hj_hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKZhjNhhubh)}(hXBasically, a blend mode sets the alpha blending equation for plane composition that fits the mode in which the alpha channel affects the state of pixel color values and, therefore, the resulted pixel color. For example, consider the following elements of the alpha blending equation:h]hXBasically, a blend mode sets the alpha blending equation for plane composition that fits the mode in which the alpha channel affects the state of pixel color values and, therefore, the resulted pixel color. For example, consider the following elements of the alpha blending equation:}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKahjNhhubh)}(hhh](h)}(hG*fg.rgb*: Each of the RGB component values from the foreground's pixel.h]h)}(hjɒh](j.D)}(h*fg.rgb*h]hfg.rgb}(hjΒhhhNhNubah}(h]h ]h"]h$]h&]uh1j-Dhj˒ubhA: Each of the RGB component values from the foreground’s pixel.}(hj˒hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKfhjǒubah}(h]h ]h"]h$]h&]uh1hhjĒhhhhhNubh)}(h>*fg.alpha*: Alpha component value from the foreground's pixel.h]h)}(hjh](j.D)}(h *fg.alpha*h]hfg.alpha}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1j-Dhjubh6: Alpha component value from the foreground’s pixel.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKghjubah}(h]h ]h"]h$]h&]uh1hhjĒhhhhhNubh)}(h?*bg.rgb*: Each of the RGB component values from the background.h]h)}(hjh](j.D)}(h*bg.rgb*h]hbg.rgb}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1j-Dhjubh7: Each of the RGB component values from the background.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKhhjubah}(h]h ]h"]h$]h&]uh1hhjĒhhhhhNubh)}(h*plane_alpha*: Plane alpha value set by the **plane "alpha" property**, see more in :ref:`DRM Plane Composition Properties `. h]h)}(h*plane_alpha*: Plane alpha value set by the **plane "alpha" property**, see more in :ref:`DRM Plane Composition Properties `.h](j.D)}(h *plane_alpha*h]h plane_alpha}(hj>hhhNhNubah}(h]h ]h"]h$]h&]uh1j-Dhj:ubh: Plane alpha value set by the }(hj:hhhNhNubj)}(h**plane "alpha" property**h]hplane “alpha” property}(hjPhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj:ubh, see more in }(hj:hhhNhNubh)}(hF:ref:`DRM Plane Composition Properties `h]j)}(hjdh]h DRM Plane Composition Properties}(hjfhhhNhNubah}(h]h ](jstdstd-refeh"]h$]h&]uh1jhjbubah}(h]h ]h"]h$]h&]refdocj refdomainjpreftyperef refexplicitrefwarnjplane_composition_propertiesuh1hhhhKihj:ubh.}(hj:hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKihj6ubah}(h]h ]h"]h$]h&]uh1hhjĒhhhhhNubeh}(h]h ]h"]h$]h&]j)j)uh1hhhhKfhjNhhubh)}(h&in the basic alpha blending equation::h]h%in the basic alpha blending equation:}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKlhjNhhubj)}(h/out.rgb = alpha * fg.rgb + (1 - alpha) * bg.rgbh]h/out.rgb = alpha * fg.rgb + (1 - alpha) * bg.rgb}hjsbah}(h]h ]h"]h$]h&]jHjIuh1jhhhKnhjNhhubh)}(h}the alpha channel value of each pixel in a plane is ignored and only the plane alpha affects the resulted pixel color values.h]h}the alpha channel value of each pixel in a plane is ignored and only the plane alpha affects the resulted pixel color values.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKphjNhhubh)}(hNDRM has three blend mode to define the blend formula in the plane composition:h]hNDRM has three blend mode to define the blend formula in the plane composition:}(hj“hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKshjNhhubh)}(hhh](h)}(h6**None**: Blend formula that ignores the pixel alpha. h]h)}(h5**None**: Blend formula that ignores the pixel alpha.h](j)}(h**None**h]hNone}(hjۓhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjדubh-: Blend formula that ignores the pixel alpha.}(hjדhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKuhjӓubah}(h]h ]h"]h$]h&]uh1hhjГhhhhhNubh)}(h**Pre-multiplied**: Blend formula that assumes the pixel color values in a plane was already pre-multiplied by its own alpha channel before storage. h]h)}(h**Pre-multiplied**: Blend formula that assumes the pixel color values in a plane was already pre-multiplied by its own alpha channel before storage.h](j)}(h**Pre-multiplied**h]hPre-multiplied}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh: Blend formula that assumes the pixel color values in a plane was already pre-multiplied by its own alpha channel before storage.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKwhjubah}(h]h ]h"]h$]h&]uh1hhjГhhhhhNubh)}(hw**Coverage**: Blend formula that assumes the pixel color values were not pre-multiplied with the alpha channel values. h]h)}(hv**Coverage**: Blend formula that assumes the pixel color values were not pre-multiplied with the alpha channel values.h](j)}(h **Coverage**h]hCoverage}(hj'hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj#ubhj: Blend formula that assumes the pixel color values were not pre-multiplied with the alpha channel values.}(hj#hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKzhjubah}(h]h ]h"]h$]h&]uh1hhjГhhhhhNubeh}(h]h ]h"]h$]h&]j)j)(uh1hhhhKuhjNhhubh)}(hX1and pre-multiplied is the default pixel blend mode, that means, when no blend mode property is created or defined, DRM considers the plane's pixels has pre-multiplied color values. On IGT GPU tools, the kms_plane_alpha_blend test provides a set of subtests to verify plane alpha and blend mode properties.h]hX3and pre-multiplied is the default pixel blend mode, that means, when no blend mode property is created or defined, DRM considers the plane’s pixels has pre-multiplied color values. On IGT GPU tools, the kms_plane_alpha_blend test provides a set of subtests to verify plane alpha and blend mode properties.}(hjKhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK}hjNhhubh)}(hThe DRM blend mode and its elements are then mapped by AMDGPU display manager (DM) to program the blending configuration of the Multiple Pipe/Plane Combined (MPC), as follows:h]hThe DRM blend mode and its elements are then mapped by AMDGPU display manager (DM) to program the blending configuration of the Multiple Pipe/Plane Combined (MPC), as follows:}(hjYhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjNhhubh)}(hXTherefore, the blending configuration for a single MPCC instance on the MPC tree is defined by :c:type:`mpcc_blnd_cfg`, where :c:type:`pre_multiplied_alpha` is the alpha pre-multiplied mode flag used to set :c:type:`MPCC_ALPHA_MULTIPLIED_MODE`. It controls whether alpha is multiplied (true/false), being only true for DRM pre-multiplied blend mode. :c:type:`mpcc_alpha_blend_mode` defines the alpha blend mode regarding pixel alpha and plane alpha values. It sets one of the three modes for :c:type:`MPCC_ALPHA_BLND_MODE`, as described below.h](h_Therefore, the blending configuration for a single MPCC instance on the MPC tree is defined by }(hjghhhNhNubh)}(h:c:type:`mpcc_blnd_cfg`h]j)}(hjqh]h mpcc_blnd_cfg}(hjshhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjoubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAj mpcc_blnd_cfguh1hhhhKhjgubh, where }(hjghhhNhNubh)}(h:c:type:`pre_multiplied_alpha`h]j)}(hjh]hpre_multiplied_alpha}(hjhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjpre_multiplied_alphauh1hhhhKhjgubh3 is the alpha pre-multiplied mode flag used to set }(hjghhhNhNubh)}(h$:c:type:`MPCC_ALPHA_MULTIPLIED_MODE`h]j)}(hjh]hMPCC_ALPHA_MULTIPLIED_MODE}(hjhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjMPCC_ALPHA_MULTIPLIED_MODEuh1hhhhKhjgubhk. It controls whether alpha is multiplied (true/false), being only true for DRM pre-multiplied blend mode. }(hjghhhNhNubh)}(h:c:type:`mpcc_alpha_blend_mode`h]j)}(hjڔh]hmpcc_alpha_blend_mode}(hjܔhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjؔubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjmpcc_alpha_blend_modeuh1hhhhKhjgubho defines the alpha blend mode regarding pixel alpha and plane alpha values. It sets one of the three modes for }(hjghhhNhNubh)}(h:c:type:`MPCC_ALPHA_BLND_MODE`h]j)}(hjh]hMPCC_ALPHA_BLND_MODE}(hjhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjMPCC_ALPHA_BLND_MODEuh1hhhhKhjgubh, as described below.}(hjghhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKhjNhhubh)}(hhDM then maps the elements of `enum mpcc_alpha_blend_mode` to those in the DRM blend formula, as follows:h](hDM then maps the elements of }(hj$hhhNhNubhtitle_reference)}(h`enum mpcc_alpha_blend_mode`h]henum mpcc_alpha_blend_mode}(hj.hhhNhNubah}(h]h ]h"]h$]h&]uh1j,hj$ubh/ to those in the DRM blend formula, as follows:}(hj$hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKhjNhhubh)}(hhh](h)}(h\*MPC pixel alpha* matches *DRM fg.alpha* as the alpha component value from the plane's pixelh]h)}(h\*MPC pixel alpha* matches *DRM fg.alpha* as the alpha component value from the plane's pixelh](j.D)}(h*MPC pixel alpha*h]hMPC pixel alpha}(hjQhhhNhNubah}(h]h ]h"]h$]h&]uh1j-DhjMubh matches }(hjMhhhNhNubj.D)}(h*DRM fg.alpha*h]h DRM fg.alpha}(hjchhhNhNubah}(h]h ]h"]h$]h&]uh1j-DhjMubh6 as the alpha component value from the plane’s pixel}(hjMhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKhjIubah}(h]h ]h"]h$]h&]uh1hhjFhhhhhNubh)}(h*MPC global alpha* matches *DRM plane_alpha* when the pixel alpha should be ignored and, therefore, pixel values are not pre-multipliedh]h)}(h*MPC global alpha* matches *DRM plane_alpha* when the pixel alpha should be ignored and, therefore, pixel values are not pre-multipliedh](j.D)}(h*MPC global alpha*h]hMPC global alpha}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1j-Dhjubh matches }(hjhhhNhNubj.D)}(h*DRM plane_alpha*h]hDRM plane_alpha}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1j-Dhjubh[ when the pixel alpha should be ignored and, therefore, pixel values are not pre-multiplied}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1hhjFhhhhhNubh)}(h*MPC global gain* assumes *MPC global alpha* value when both *DRM fg.alpha* and *DRM plane_alpha* participate in the blend equation h]h)}(h*MPC global gain* assumes *MPC global alpha* value when both *DRM fg.alpha* and *DRM plane_alpha* participate in the blend equationh](j.D)}(h*MPC global gain*h]hMPC global gain}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1j-Dhjubh assumes }(hjhhhNhNubj.D)}(h*MPC global alpha*h]hMPC global alpha}(hjӕhhhNhNubah}(h]h ]h"]h$]h&]uh1j-Dhjubh value when both }(hjhhhNhNubj.D)}(h*DRM fg.alpha*h]h DRM fg.alpha}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1j-Dhjubh and }(hjhhhNhNubj.D)}(h*DRM plane_alpha*h]hDRM plane_alpha}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1j-Dhjubh" participate in the blend equation}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1hhjFhhhhhNubeh}(h]h ]h"]h$]h&]j)j)(uh1hhhhKhjNhhubh)}(hXhIn short, *fg.alpha* is ignored by selecting :c:type:`MPCC_ALPHA_BLEND_MODE_GLOBAL_ALPHA`. On the other hand, (plane_alpha * fg.alpha) component becomes available by selecting :c:type:`MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA_COMBINED_GLOBAL_GAIN`. And the :c:type:`MPCC_ALPHA_MULTIPLIED_MODE` defines if the pixel color values are pre-multiplied by alpha or not.h](h In short, }(hjhhhNhNubj.D)}(h *fg.alpha*h]hfg.alpha}(hj#hhhNhNubah}(h]h ]h"]h$]h&]uh1j-Dhjubh is ignored by selecting }(hjhhhNhNubh)}(h,:c:type:`MPCC_ALPHA_BLEND_MODE_GLOBAL_ALPHA`h]j)}(hj7h]h"MPCC_ALPHA_BLEND_MODE_GLOBAL_ALPHA}(hj9hhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhj5ubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAj"MPCC_ALPHA_BLEND_MODE_GLOBAL_ALPHAuh1hhhhKhjubhW. On the other hand, (plane_alpha * fg.alpha) component becomes available by selecting }(hjhhhNhNubh)}(hD:c:type:`MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA_COMBINED_GLOBAL_GAIN`h]j)}(hjZh]h:MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA_COMBINED_GLOBAL_GAIN}(hj\hhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjXubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAj:MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA_COMBINED_GLOBAL_GAINuh1hhhhKhjubh . And the }(hjhhhNhNubh)}(h$:c:type:`MPCC_ALPHA_MULTIPLIED_MODE`h]j)}(hj}h]hMPCC_ALPHA_MULTIPLIED_MODE}(hjhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhj{ubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjMPCC_ALPHA_MULTIPLIED_MODEuh1hhhhKhjubhF defines if the pixel color values are pre-multiplied by alpha or not.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKhjNhhubh)}(hhh](h)}(hBlend configuration flowh]hBlend configuration flow}(hjhhhNhNubah}(h]h ]h"]h$]h&]hj=uh1hhjhhhhhKubh)}(hYThe alpha blending equation is configured from DRM to DC interface by the following path:h]hYThe alpha blending equation is configured from DRM to DC interface by the following path:}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjhhubjL)}(hhh](h)}(hX%When updating a :c:type:`drm_plane_state `, DM calls :c:type:`amdgpu_dm_plane_fill_blending_from_plane_state()` that maps :c:type:`drm_plane_state ` attributes to :c:type:`dc_plane_info ` struct to be handled in the OS-agnostic component (DC). h]h)}(hX$When updating a :c:type:`drm_plane_state `, DM calls :c:type:`amdgpu_dm_plane_fill_blending_from_plane_state()` that maps :c:type:`drm_plane_state ` attributes to :c:type:`dc_plane_info ` struct to be handled in the OS-agnostic component (DC).h](hWhen updating a }(hjʖhhhNhNubh)}(h+:c:type:`drm_plane_state `h]j)}(hjԖh]hdrm_plane_state}(hj֖hhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjҖubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjdrm_plane_stateuh1hhhhKhjʖubh , DM calls }(hjʖhhhNhNubh)}(h::c:type:`amdgpu_dm_plane_fill_blending_from_plane_state()`h]j)}(hjh]h0amdgpu_dm_plane_fill_blending_from_plane_state()}(hjhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAj0amdgpu_dm_plane_fill_blending_from_plane_state()uh1hhhhKhjʖubh that maps }(hjʖhhhNhNubh)}(h+:c:type:`drm_plane_state `h]j)}(hjh]hdrm_plane_state}(hjhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAjdrm_plane_stateuh1hhhhKhjʖubh attributes to }(hjʖhhhNhNubh)}(h':c:type:`dc_plane_info `h]j)}(hj=h]h dc_plane_info}(hj?hhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhj;ubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAj dc_plane_infouh1hhhhKhjʖubh8 struct to be handled in the OS-agnostic component (DC).}(hjʖhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKhjƖubah}(h]h ]h"]h$]h&]uh1hhjÖhhhhhNubh)}(hOn DC interface, :c:type:`struct mpcc_blnd_cfg ` programs the MPCC blend configuration considering the :c:type:`dc_plane_info ` input from DPP.h]h)}(hOn DC interface, :c:type:`struct mpcc_blnd_cfg ` programs the MPCC blend configuration considering the :c:type:`dc_plane_info ` input from DPP.h](hOn DC interface, }(hjnhhhNhNubh)}(h.:c:type:`struct mpcc_blnd_cfg `h]j)}(hjxh]hstruct mpcc_blnd_cfg}(hjzhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjvubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAj mpcc_blnd_cfguh1hhhhKhjnubh7 programs the MPCC blend configuration considering the }(hjnhhhNhNubh)}(h':c:type:`dc_plane_info `h]j)}(hjh]h dc_plane_info}(hjhhhNhNubah}(h]h ](jjc-typeeh"]h$]h&]uh1jhjubah}(h]h ]h"]h$]h&]refdocj refdomainjreftypetype refexplicitrefwarnj=jAj dc_plane_infouh1hhhhKhjnubh input from DPP.}(hjnhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKhjjubah}(h]h ]h"]h$]h&]uh1hhjÖhhhhhNubeh}(h]h ]h"]h$]h&]jMjMjMhjMjMuh1jLhjhhhhhKubeh}(h]jCah ]h"]blend configuration flowah$]h&]uh1hhjNhhhhhKubeh}(h]j$ah ]h"]blend mode propertiesah$]h&]uh1hhhhhhhhKXubeh}(h]hah ]h"]amdgpu display managerah$]h&]uh1hhhhhhhhKubeh}(h]h ]h"]h$]h&]sourcehuh1hcurrent_sourceN current_lineNsettingsdocutils.frontendValues)}(hN generatorN datestampN source_linkN source_urlN toc_backlinksentryfootnote_backlinksK sectnum_xformKstrip_commentsNstrip_elements_with_classesN strip_classesN report_levelK halt_levelKexit_status_levelKdebugNwarning_streamN tracebackinput_encoding utf-8-siginput_encoding_error_handlerstrictoutput_encodingutf-8output_encoding_error_handlerjerror_encodingutf-8error_encoding_error_handlerbackslashreplace language_codeenrecord_dependenciesNconfigN id_prefixhauto_id_prefixid dump_settingsNdump_internalsNdump_transformsNdump_pseudo_xmlNexpose_internalsNstrict_visitorN_disable_configN_sourceh _destinationN _config_files]7/var/lib/git/docbuild/linux/Documentation/docutils.confafile_insertion_enabled raw_enabledKline_length_limitM'pep_referencesN pep_base_urlhttps://peps.python.org/pep_file_url_templatepep-%04drfc_referencesN rfc_base_url&https://datatracker.ietf.org/doc/html/ tab_widthKtrim_footnote_reference_spacesyntax_highlightlong smart_quotessmartquotes_locales]character_level_inline_markupdoctitle_xform docinfo_xformKsectsubtitle_xform image_loadinglinkembed_stylesheetcloak_email_addressessection_self_linkenvNubreporterNindirect_targets]substitution_defs}substitution_names}refnames}refids}nameids}(jhjtjpj+j jDj-jZHjOjKjqjJjjLjjNjjDjjٗj$jҗjCu nametypes}(jjtj+jDjZHjKjJjLjNjDjٗjҗuh}(hhjphjjjjjj!j jj j jq jv j j jYj^j jjjjjj%j#%j j''j'j'j)j)j-j+j,j,j.j.jO0jT0j1j1j5j5j@8jE8j%:j*:j;j;jy>j~>j?j?j{AjAjBjBjOjDjODjTDjEjEjqj]HjjIjjJjjLj*Nj/NjROjWOjQjQjSTjXTjVjVjIYjNYj[j[j]j]j`j`jrcjwcjfjfjijijGmjLmjpjpjsj sjtjtj wj%wj8yj=yjj&|j|j|j}j }j}j}jqjvjjj!j&jcjhjۈjjVj[jjj\jaj$jNjCjhhjhj'jjIj@jkjbjjjjjjjjjjj=j4u footnote_refs} citation_refs} autofootnotes]autofootnote_refs]symbol_footnotes]symbol_footnote_refs] footnotes] citations]autofootnote_startKsymbol_footnote_startK id_counter collectionsCounter}jK sRparse_messages]transform_messages] transformerN include_log] decorationNhhub.