sphinx.addnodesdocument)}( rawsourcechildren]( translations LanguagesNode)}(hhh](h pending_xref)}(hhh]docutils.nodesTextChinese (Simplified)}parenthsba attributes}(ids]classes]names]dupnames]backrefs] refdomainstdreftypedoc reftarget/translations/zh_CN/fb/matroxfbmodnameN classnameN refexplicitutagnamehhh ubh)}(hhh]hChinese (Traditional)}hh2sbah}(h]h ]h"]h$]h&] refdomainh)reftypeh+ reftarget/translations/zh_TW/fb/matroxfbmodnameN classnameN refexplicituh1hhh ubh)}(hhh]hItalian}hhFsbah}(h]h ]h"]h$]h&] refdomainh)reftypeh+ reftarget/translations/it_IT/fb/matroxfbmodnameN classnameN refexplicituh1hhh ubh)}(hhh]hJapanese}hhZsbah}(h]h ]h"]h$]h&] refdomainh)reftypeh+ reftarget/translations/ja_JP/fb/matroxfbmodnameN classnameN refexplicituh1hhh ubh)}(hhh]hKorean}hhnsbah}(h]h ]h"]h$]h&] refdomainh)reftypeh+ reftarget/translations/ko_KR/fb/matroxfbmodnameN classnameN refexplicituh1hhh ubh)}(hhh]hSpanish}hhsbah}(h]h ]h"]h$]h&] refdomainh)reftypeh+ reftarget/translations/sp_SP/fb/matroxfbmodnameN classnameN refexplicituh1hhh ubeh}(h]h ]h"]h$]h&]current_languageEnglishuh1h hh _documenthsourceNlineNubhsection)}(hhh](htitle)}(h0matroxfb - Framebuffer driver for Matrox devicesh]h0matroxfb - Framebuffer driver for Matrox devices}(hhhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhhh9/var/lib/git/docbuild/linux/Documentation/fb/matroxfb.rsthKubh paragraph)}(h\This is a driver for a graphic framebuffer for Matrox devices on Alpha, Intel and PPC boxes.h]h\This is a driver for a graphic framebuffer for Matrox devices on Alpha, Intel and PPC boxes.}(hhhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhhhhubh)}(h Advantages:h]h Advantages:}(hhhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhhhhubh block_quote)}(h* It provides a nice large console (128 cols + 48 lines with 1024x768) without using tiny, unreadable fonts. * You can run XF{68,86}_FBDev or XFree86 fbdev driver on top of /dev/fb0 * Most important: boot logo :-) h]h bullet_list)}(hhh](h list_item)}(hjIt provides a nice large console (128 cols + 48 lines with 1024x768) without using tiny, unreadable fonts.h]h)}(hjIt provides a nice large console (128 cols + 48 lines with 1024x768) without using tiny, unreadable fonts.h]hjIt provides a nice large console (128 cols + 48 lines with 1024x768) without using tiny, unreadable fonts.}(hhhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK hhubah}(h]h ]h"]h$]h&]uh1hhhubh)}(hFYou can run XF{68,86}_FBDev or XFree86 fbdev driver on top of /dev/fb0h]h)}(hhh]hFYou can run XF{68,86}_FBDev or XFree86 fbdev driver on top of /dev/fb0}(hhhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK hhubah}(h]h ]h"]h$]h&]uh1hhhubh)}(hMost important: boot logo :-) h]h)}(hMost important: boot logo :-)h]hMost important: boot logo :-)}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK hjubah}(h]h ]h"]h$]h&]uh1hhhubeh}(h]h ]h"]h$]h&]bullet*uh1hhhhK hhubah}(h]h ]h"]h$]h&]uh1hhhhK hhhhubh)}(hDisadvantages:h]hDisadvantages:}(hj7hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhhhhubh)}(h|* graphic mode is slower than text mode... but you should not notice if you use same resolution as you used in textmode. h]h)}(hhh]h)}(hxgraphic mode is slower than text mode... but you should not notice if you use same resolution as you used in textmode. h]h)}(hvgraphic mode is slower than text mode... but you should not notice if you use same resolution as you used in textmode.h]hvgraphic mode is slower than text mode... but you should not notice if you use same resolution as you used in textmode.}(hjPhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjLubah}(h]h ]h"]h$]h&]uh1hhjIubah}(h]h ]h"]h$]h&]j/j0uh1hhhhKhjEubah}(h]h ]h"]h$]h&]uh1hhhhKhhhhubh)}(hhh](h)}(hHow to use it?h]hHow to use it?}(hjshhhNhNubah}(h]h ]h"]h$]h&]uh1hhjphhhhhKubh)}(hbSwitching modes is done using the video=matroxfb:vesa:... boot parameter or using `fbset` program.h](hRSwitching modes is done using the video=matroxfb:vesa:... boot parameter or using }(hjhhhNhNubhtitle_reference)}(h`fbset`h]hfbset}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh program.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKhjphhubh)}(hIf you want, for example, enable a resolution of 1280x1024x24bpp you should pass to the kernel this command line: "video=matroxfb:vesa:0x1BB".h]hIf you want, for example, enable a resolution of 1280x1024x24bpp you should pass to the kernel this command line: “video=matroxfb:vesa:0x1BB”.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjphhubh)}(hYou should compile in both vgacon (to boot if you remove you Matrox from box) and matroxfb (for graphics mode). You should not compile-in vesafb unless you have primary display on non-Matrox VBE2.0 device (see Documentation/fb/vesafb.rst for details).h]hYou should compile in both vgacon (to boot if you remove you Matrox from box) and matroxfb (for graphics mode). You should not compile-in vesafb unless you have primary display on non-Matrox VBE2.0 device (see Documentation/fb/vesafb.rst for details).}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjphhubh)}(hmCurrently supported video modes are (through vesa:... interface, PowerMac has [as addon] compatibility code):h]hmCurrently supported video modes are (through vesa:... interface, PowerMac has [as addon] compatibility code):}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK#hjphhubh)}(hhh](h)}(h Graphic modesh]h Graphic modes}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhhhhhK(ubhtable)}(hhh]htgroup)}(hhh](hcolspec)}(hhh]h}(h]h ]h"]h$]h&]colwidthKuh1jhjubj)}(hhh]h}(h]h ]h"]h$]h&]colwidthKuh1jhjubj)}(hhh]h}(h]h ]h"]h$]h&]colwidthKuh1jhjubj)}(hhh]h}(h]h ]h"]h$]h&]colwidthKuh1jhjubj)}(hhh]h}(h]h ]h"]h$]h&]colwidthKuh1jhjubj)}(hhh]h}(h]h ]h"]h$]h&]colwidthKuh1jhjubhthead)}(hhh]hrow)}(hhh](hentry)}(hhh]h)}(hbpph]hbpp}(hj5hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK+hj2ubah}(h]h ]h"]h$]h&]uh1j0hj-ubj1)}(hhh]h)}(h640x400h]h640x400}(hjLhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK+hjIubah}(h]h ]h"]h$]h&]uh1j0hj-ubj1)}(hhh]h)}(h640x480h]h640x480}(hjchhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK+hj`ubah}(h]h ]h"]h$]h&]uh1j0hj-ubj1)}(hhh]h)}(h768x576h]h768x576}(hjzhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK+hjwubah}(h]h ]h"]h$]h&]uh1j0hj-ubj1)}(hhh]h)}(h800x600h]h800x600}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK+hjubah}(h]h ]h"]h$]h&]uh1j0hj-ubj1)}(hhh]h)}(h960x720h]h960x720}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK+hjubah}(h]h ]h"]h$]h&]uh1j0hj-ubeh}(h]h ]h"]h$]h&]uh1j+hj(ubah}(h]h ]h"]h$]h&]uh1j&hjubhtbody)}(hhh](j,)}(hhh](j1)}(hhh]h)}(h4h]h4}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK-hjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h0x12h]h0x12}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK-hjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h0x102h]h0x102}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK-hjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(h8h]h8}(hj<hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK.hj9ubah}(h]h ]h"]h$]h&]uh1j0hj6ubj1)}(hhh]h)}(h0x100h]h0x100}(hjShhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK.hjPubah}(h]h ]h"]h$]h&]uh1j0hj6ubj1)}(hhh]h)}(h0x101h]h0x101}(hjjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK.hjgubah}(h]h ]h"]h$]h&]uh1j0hj6ubj1)}(hhh]h)}(h0x180h]h0x180}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK.hj~ubah}(h]h ]h"]h$]h&]uh1j0hj6ubj1)}(hhh]h)}(h0x103h]h0x103}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK.hjubah}(h]h ]h"]h$]h&]uh1j0hj6ubj1)}(hhh]h)}(h0x188h]h0x188}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK.hjubah}(h]h ]h"]h$]h&]uh1j0hj6ubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(h15h]h15}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK/hjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h0x110h]h0x110}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK/hjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h0x181h]h0x181}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK/hjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h0x113h]h0x113}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK/hjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h0x189h]h0x189}(hj4hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK/hj1ubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(h16h]h16}(hjThhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK0hjQubah}(h]h ]h"]h$]h&]uh1j0hjNubj1)}(hhh]h}(h]h ]h"]h$]h&]uh1j0hjNubj1)}(hhh]h)}(h0x111h]h0x111}(hjthhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK0hjqubah}(h]h ]h"]h$]h&]uh1j0hjNubj1)}(hhh]h)}(h0x182h]h0x182}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK0hjubah}(h]h ]h"]h$]h&]uh1j0hjNubj1)}(hhh]h)}(h0x114h]h0x114}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK0hjubah}(h]h ]h"]h$]h&]uh1j0hjNubj1)}(hhh]h)}(h0x18Ah]h0x18A}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK0hjubah}(h]h ]h"]h$]h&]uh1j0hjNubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(h24h]h24}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK1hjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h0x1B2h]h0x1B2}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK1hjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h0x184h]h0x184}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK1hj ubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h0x1B5h]h0x1B5}(hj'hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK1hj$ubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h0x18Ch]h0x18C}(hj>hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK1hj;ubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(h32h]h32}(hj^hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK2hj[ubah}(h]h ]h"]h$]h&]uh1j0hjXubj1)}(hhh]h}(h]h ]h"]h$]h&]uh1j0hjXubj1)}(hhh]h)}(h0x112h]h0x112}(hj~hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK2hj{ubah}(h]h ]h"]h$]h&]uh1j0hjXubj1)}(hhh]h)}(h0x183h]h0x183}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK2hjubah}(h]h ]h"]h$]h&]uh1j0hjXubj1)}(hhh]h)}(h0x115h]h0x115}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK2hjubah}(h]h ]h"]h$]h&]uh1j0hjXubj1)}(hhh]h)}(h0x18Bh]h0x18B}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK2hjubah}(h]h ]h"]h$]h&]uh1j0hjXubeh}(h]h ]h"]h$]h&]uh1j+hjubeh}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]colsKuh1jhjubah}(h]h ]h"]h$]h&]uh1jhjhhhhhNubeh}(h] graphic-modesah ]h"] graphic modesah$]h&]uh1hhjphhhhhK(ubh)}(hhh](h)}(hGraphic modes (continued)h]hGraphic modes (continued)}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhhhhhK7ubj)}(hhh]j)}(hhh](j)}(hhh]h}(h]h ]h"]h$]h&]colwidthKuh1jhj ubj)}(hhh]h}(h]h ]h"]h$]h&]colwidthKuh1jhj ubj)}(hhh]h}(h]h ]h"]h$]h&]colwidthKuh1jhj ubj)}(hhh]h}(h]h ]h"]h$]h&]colwidthK uh1jhj ubj)}(hhh]h}(h]h ]h"]h$]h&]colwidthK uh1jhj ubj)}(hhh]h}(h]h ]h"]h$]h&]colwidthK uh1jhj ubj')}(hhh]j,)}(hhh](j1)}(hhh]h)}(hbpph]hbpp}(hjThhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK:hjQubah}(h]h ]h"]h$]h&]uh1j0hjNubj1)}(hhh]h)}(h1024x768h]h1024x768}(hjkhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK:hjhubah}(h]h ]h"]h$]h&]uh1j0hjNubj1)}(hhh]h)}(h1152x864h]h1152x864}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK:hjubah}(h]h ]h"]h$]h&]uh1j0hjNubj1)}(hhh]h)}(h 1280x1024h]h 1280x1024}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK:hjubah}(h]h ]h"]h$]h&]uh1j0hjNubj1)}(hhh]h)}(h 1408x1056h]h 1408x1056}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK:hjubah}(h]h ]h"]h$]h&]uh1j0hjNubj1)}(hhh]h)}(h 1600x1200h]h 1600x1200}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK:hjubah}(h]h ]h"]h$]h&]uh1j0hjNubeh}(h]h ]h"]h$]h&]uh1j+hjKubah}(h]h ]h"]h$]h&]uh1j&hj ubj)}(hhh](j,)}(hhh](j1)}(hhh]h)}(hjh]h4}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKh]h8}(hjXhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK=hjUubah}(h]h ]h"]h$]h&]uh1j0hjRubj1)}(hhh]h)}(h0x105h]h0x105}(hjnhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK=hjkubah}(h]h ]h"]h$]h&]uh1j0hjRubj1)}(hhh]h)}(h0x190h]h0x190}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK=hjubah}(h]h ]h"]h$]h&]uh1j0hjRubj1)}(hhh]h)}(h0x107h]h0x107}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK=hjubah}(h]h ]h"]h$]h&]uh1j0hjRubj1)}(hhh]h)}(h0x198h]h0x198}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK=hjubah}(h]h ]h"]h$]h&]uh1j0hjRubj1)}(hhh]h)}(h0x11Ch]h0x11C}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK=hjubah}(h]h ]h"]h$]h&]uh1j0hjRubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(h15h]h15}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK>hjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h0x116h]h0x116}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK>hjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h0x191h]h0x191}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK>hjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h0x119h]h0x119}(hj/hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK>hj,ubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h0x199h]h0x199}(hjFhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK>hjCubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h0x11Dh]h0x11D}(hj]hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK>hjZubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(h16h]h16}(hj}hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK?hjzubah}(h]h ]h"]h$]h&]uh1j0hjwubj1)}(hhh]h)}(h0x117h]h0x117}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK?hjubah}(h]h ]h"]h$]h&]uh1j0hjwubj1)}(hhh]h)}(h0x192h]h0x192}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK?hjubah}(h]h ]h"]h$]h&]uh1j0hjwubj1)}(hhh]h)}(h0x11Ah]h0x11A}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK?hjubah}(h]h ]h"]h$]h&]uh1j0hjwubj1)}(hhh]h)}(h0x19Ah]h0x19A}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK?hjubah}(h]h ]h"]h$]h&]uh1j0hjwubj1)}(hhh]h)}(h0x11Eh]h0x11E}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK?hjubah}(h]h ]h"]h$]h&]uh1j0hjwubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(h24h]h24}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK@hj ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h)}(h0x1B8h]h0x1B8}(hj' hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK@hj$ ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h)}(h0x194h]h0x194}(hj> hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK@hj; ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h)}(h0x1BBh]h0x1BB}(hjU hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK@hjR ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h)}(h0x19Ch]h0x19C}(hjl hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK@hji ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h)}(h0x1BFh]h0x1BF}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK@hj ubah}(h]h ]h"]h$]h&]uh1j0hj ubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(h32h]h32}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKAhj ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h)}(h0x118h]h0x118}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKAhj ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h)}(h0x193h]h0x193}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKAhj ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h)}(h0x11Bh]h0x11B}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKAhj ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h)}(h0x19Bh]h0x19B}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKAhj ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h}(h]h ]h"]h$]h&]uh1j0hj ubeh}(h]h ]h"]h$]h&]uh1j+hjubeh}(h]h ]h"]h$]h&]uh1jhj ubeh}(h]h ]h"]h$]h&]colsKuh1jhj ubah}(h]h ]h"]h$]h&]uh1jhjhhhhhNubeh}(h]graphic-modes-continuedah ]h"]graphic modes (continued)ah$]h&]uh1hhjphhhhhK7ubh)}(hhh](h)}(h Text modesh]h Text modes}(hj@ hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj= hhhhhKFubj)}(hhh]j)}(hhh](j)}(hhh]h}(h]h ]h"]h$]h&]colwidthKuh1jhjQ ubj)}(hhh]h}(h]h ]h"]h$]h&]colwidthKuh1jhjQ ubj)}(hhh]h}(h]h ]h"]h$]h&]colwidthKuh1jhjQ ubj)}(hhh]h}(h]h ]h"]h$]h&]colwidthKuh1jhjQ ubj)}(hhh]h}(h]h ]h"]h$]h&]colwidthKuh1jhjQ ubj)}(hhh]h}(h]h ]h"]h$]h&]colwidthKuh1jhjQ ubj')}(hhh]j,)}(hhh](j1)}(hhh]h)}(htexth]htext}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKIhj ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h)}(h640x400h]h640x400}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKIhj ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h)}(h640x480h]h640x480}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKIhj ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h)}(h1056x344h]h1056x344}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKIhj ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h)}(h1056x400h]h1056x400}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKIhj ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h)}(h1056x480h]h1056x480}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKIhj ubah}(h]h ]h"]h$]h&]uh1j0hj ubeh}(h]h ]h"]h$]h&]uh1j+hj ubah}(h]h ]h"]h$]h&]uh1j&hjQ ubj)}(hhh](j,)}(hhh](j1)}(hhh]h)}(h8x8h]h8x8}(hj5 hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKKhj2 ubah}(h]h ]h"]h$]h&]uh1j0hj/ ubj1)}(hhh]h)}(h0x1C0h]h0x1C0}(hjL hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKKhjI ubah}(h]h ]h"]h$]h&]uh1j0hj/ ubj1)}(hhh]h)}(h0x108h]h0x108}(hjc hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKKhj` ubah}(h]h ]h"]h$]h&]uh1j0hj/ ubj1)}(hhh]h)}(h0x10Ah]h0x10A}(hjz hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKKhjw ubah}(h]h ]h"]h$]h&]uh1j0hj/ ubj1)}(hhh]h)}(h0x10Bh]h0x10B}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKKhj ubah}(h]h ]h"]h$]h&]uh1j0hj/ ubj1)}(hhh]h)}(h0x10Ch]h0x10C}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKKhj ubah}(h]h ]h"]h$]h&]uh1j0hj/ ubeh}(h]h ]h"]h$]h&]uh1j+hj, ubj,)}(hhh](j1)}(hhh]h)}(h8x16h]h8x16}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKLhj ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h)}(h2, 3, 7h]h2, 3, 7}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKLhj ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h)}(h0x109h]h0x109}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKLhj ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h}(h]h ]h"]h$]h&]uh1j0hj ubeh}(h]h ]h"]h$]h&]uh1j+hj, ubeh}(h]h ]h"]h$]h&]uh1jhjQ ubeh}(h]h ]h"]h$]h&]colsKuh1jhjN ubah}(h]h ]h"]h$]h&]uh1jhj= hhhhhNubh)}(hYou can enter these number either hexadecimal (leading `0x`) or decimal (0x100 = 256). You can also use value + 512 to achieve compatibility with your old number passed to vesafb.h](h7You can enter these number either hexadecimal (leading }(hj> hhhNhNubj)}(h`0x`h]h0x}(hjF hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj> ubhx) or decimal (0x100 = 256). You can also use value + 512 to achieve compatibility with your old number passed to vesafb.}(hj> hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKOhj= hhubh)}(hNon-listed number can be achieved by more complicated command-line, for example 1600x1200x32bpp can be specified by `video=matroxfb:vesa:0x11C,depth:32`.h](htNon-listed number can be achieved by more complicated command-line, for example 1600x1200x32bpp can be specified by }(hj^ hhhNhNubj)}(h$`video=matroxfb:vesa:0x11C,depth:32`h]h"video=matroxfb:vesa:0x11C,depth:32}(hjf hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj^ ubh.}(hj^ hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKShj= hhubeh}(h] text-modesah ]h"] text modesah$]h&]uh1hhjphhhhhKFubeh}(h] how-to-use-itah ]h"]how to use it?ah$]h&]uh1hhhhhhhhKubh)}(hhh](h)}(hX11h]hX11}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj hhhhhKXubh)}(hXF{68,86}_FBDev should work just fine, but it is non-accelerated. On non-intel architectures there are some glitches for 24bpp videomodes. 8, 16 and 32bpp works fine.h]hXF{68,86}_FBDev should work just fine, but it is non-accelerated. On non-intel architectures there are some glitches for 24bpp videomodes. 8, 16 and 32bpp works fine.}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKZhj hhubh)}(hXRunning another (accelerated) X-Server like XF86_SVGA works too. But (at least) XFree servers have big troubles in multihead configurations (even on first head, not even talking about second). Running XFree86 4.x accelerated mga driver is possible, but you must not enable DRI - if you do, resolution and color depth of your X desktop must match resolution and color depths of your virtual consoles, otherwise X will corrupt accelerator settings.h]hXRunning another (accelerated) X-Server like XF86_SVGA works too. But (at least) XFree servers have big troubles in multihead configurations (even on first head, not even talking about second). Running XFree86 4.x accelerated mga driver is possible, but you must not enable DRI - if you do, resolution and color depth of your X desktop must match resolution and color depths of your virtual consoles, otherwise X will corrupt accelerator settings.}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK^hj hhubeh}(h]x11ah ]h"]x11ah$]h&]uh1hhhhhhhhKXubh)}(hhh](h)}(hSVGALibh]hSVGALib}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj hhhhhKgubh)}(hXDriver contains SVGALib compatibility code. It is turned on by choosing textual mode for console. You can do it at boot time by using videomode 2,3,7,0x108-0x10C or 0x1C0. At runtime, `fbset -depth 0` does this work. Unfortunately, after SVGALib application exits, screen contents is corrupted. Switching to another console and back fixes it. I hope that it is SVGALib's problem and not mine, but I'm not sure.h](hDriver contains SVGALib compatibility code. It is turned on by choosing textual mode for console. You can do it at boot time by using videomode 2,3,7,0x108-0x10C or 0x1C0. At runtime, }(hj hhhNhNubj)}(h`fbset -depth 0`h]hfbset -depth 0}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj ubh does this work. Unfortunately, after SVGALib application exits, screen contents is corrupted. Switching to another console and back fixes it. I hope that it is SVGALib’s problem and not mine, but I’m not sure.}(hj hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKihj hhubeh}(h]svgalibah ]h"]svgalibah$]h&]uh1hhhhhhhhKgubh)}(hhh](h)}(h Configurationh]h Configuration}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhj hhhhhKrubh)}(hYou can pass kernel command line options to matroxfb with `video=matroxfb:option1,option2:value2,option3` (multiple options should be separated by comma, values are separated from options by `:`). Accepted options:h](h:You can pass kernel command line options to matroxfb with }(hj hhhNhNubj)}(h/`video=matroxfb:option1,option2:value2,option3`h]h-video=matroxfb:option1,option2:value2,option3}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj ubhV (multiple options should be separated by comma, values are separated from options by }(hj hhhNhNubj)}(h`:`h]h:}(hj' hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj ubh). Accepted options:}(hj hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKthj hhubj)}(hhh]j)}(hhh](j)}(hhh]h}(h]h ]h"]h$]h&]colwidthK uh1jhjB ubj)}(hhh]h}(h]h ]h"]h$]h&]colwidthKCuh1jhjB ubj)}(hhh](j,)}(hhh](j1)}(hhh]h)}(hmem:Xh]hmem:X}(hjb hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKzhj_ ubah}(h]h ]h"]h$]h&]uh1j0hj\ ubj1)}(hhh]h)}(hsize of memory (X can be in megabytes, kilobytes or bytes) You can only decrease value determined by driver because of it always probe for memory. Default is to use whole detected memory usable for on-screen display (i.e. max. 8 MB).h]hsize of memory (X can be in megabytes, kilobytes or bytes) You can only decrease value determined by driver because of it always probe for memory. Default is to use whole detected memory usable for on-screen display (i.e. max. 8 MB).}(hjy hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKzhjv ubah}(h]h ]h"]h$]h&]uh1j0hj\ ubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hdisabledh]hdisabled}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK~hj ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h)}(hGdo not load driver; you can use also `off`, but `disabled` is here too.h](h%do not load driver; you can use also }(hj hhhNhNubj)}(h`off`h]hoff}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj ubh, but }(hj hhhNhNubj)}(h `disabled`h]hdisabled}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj ubh is here too.}(hj hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhK~hj ubah}(h]h ]h"]h$]h&]uh1j0hj ubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(henabledh]henabled}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhj ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h)}(hload driver, if you have `video=matroxfb:disabled` in LILO configuration, you can override it by this (you cannot override `off`). It is default.h](hload driver, if you have }(hj hhhNhNubj)}(h`video=matroxfb:disabled`h]hvideo=matroxfb:disabled}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj ubhI in LILO configuration, you can override it by this (you cannot override }(hj hhhNhNubj)}(h`off`h]hoff}(hj%hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj ubh). It is default.}(hj hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hj ubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hnoaccelh]hnoaccel}(hjOhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjLubah}(h]h ]h"]h$]h&]uh1j0hjIubj1)}(hhh]h)}(h;do not use acceleration engine. It does not work on Alphas.h]h;do not use acceleration engine. It does not work on Alphas.}(hjfhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjcubah}(h]h ]h"]h$]h&]uh1j0hjIubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(haccelh]haccel}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h'use acceleration engine. It is default.h]h'use acceleration engine. It is default.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hnopanh]hnopan}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hLcreate initial consoles with vyres = yres, thus disabling virtual scrolling.h]hLcreate initial consoles with vyres = yres, thus disabling virtual scrolling.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hpanh]hpan}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hRcreate initial consoles as tall as possible (vyres = memory/vxres). It is default.h]hRcreate initial consoles as tall as possible (vyres = memory/vxres). It is default.}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(h nopciretryh]h nopciretry}(hj+hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhj(ubah}(h]h ]h"]h$]h&]uh1j0hj%ubj1)}(hhh]h)}(hdisable PCI retries. It is needed for some broken chipsets, it is autodetected for intel's 82437. In this case device does not comply to PCI 2.1 specs (it will not guarantee that every transaction terminate with success or retry in 32 PCLK).h]hdisable PCI retries. It is needed for some broken chipsets, it is autodetected for intel’s 82437. In this case device does not comply to PCI 2.1 specs (it will not guarantee that every transaction terminate with success or retry in 32 PCLK).}(hjBhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhj?ubah}(h]h ]h"]h$]h&]uh1j0hj%ubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hpciretryh]hpciretry}(hjbhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhj_ubah}(h]h ]h"]h$]h&]uh1j0hj\ubj1)}(hhh]h)}(henable PCI retries. It is default, except for intel’s 82437.}(hjyhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjvubah}(h]h ]h"]h$]h&]uh1j0hj\ubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hnovgah]hnovga}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hdisables VGA I/O ports. It is default if BIOS did not enable device. You should not use this option, some boards then do not restart without power off.h]hdisables VGA I/O ports. It is default if BIOS did not enable device. You should not use this option, some boards then do not restart without power off.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hvgah]hvga}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hpreserve state of VGA I/O ports. It is default. Driver does not enable VGA I/O if BIOS did not it (it is not safe to enable it in most cases).h]hpreserve state of VGA I/O ports. It is default. Driver does not enable VGA I/O if BIOS did not it (it is not safe to enable it in most cases).}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hnobiosh]hnobios}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hdisables BIOS ROM. It is default if BIOS did not enable BIOS itself. You should not use this option, some boards then do not restart without power off.h]hdisables BIOS ROM. It is default if BIOS did not enable BIOS itself. You should not use this option, some boards then do not restart without power off.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hbiosh]hbios}(hj>hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhj;ubah}(h]h ]h"]h$]h&]uh1j0hj8ubj1)}(hhh]h)}(hfpreserve state of BIOS ROM. It is default. Driver does not enable BIOS if BIOS was not enabled before.h]hfpreserve state of BIOS ROM. It is default. Driver does not enable BIOS if BIOS was not enabled before.}(hjUhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjRubah}(h]h ]h"]h$]h&]uh1j0hj8ubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hnoinith]hnoinit}(hjuhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjrubah}(h]h ]h"]h$]h&]uh1j0hjoubj1)}(hhh]h)}(htells driver, that devices were already initialized. You should use it if you have G100 and/or if driver cannot detect memory, you see strange pattern on screen and so on. Devices not enabled by BIOS are still initialized. It is default.h]htells driver, that devices were already initialized. You should use it if you have G100 and/or if driver cannot detect memory, you see strange pattern on screen and so on. Devices not enabled by BIOS are still initialized. It is default.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjoubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hinith]hinit}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h/driver initializes every device it knows about.h]h/driver initializes every device it knows about.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hmemtypeh]hmemtype}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh](h)}(hfspecifies memory type, implies 'init'. This is valid only for G200 and G400 and has following meaning:h]hjspecifies memory type, implies ‘init’. This is valid only for G200 and G400 and has following meaning:}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubh)}(hXG200: - 0 -> 2x128Kx32 chips, 2MB onboard, probably sgram - 1 -> 2x128Kx32 chips, 4MB onboard, probably sgram - 2 -> 2x256Kx32 chips, 4MB onboard, probably sgram - 3 -> 2x256Kx32 chips, 8MB onboard, probably sgram - 4 -> 2x512Kx16 chips, 8/16MB onboard, probably sdram only - 5 -> same as above - 6 -> 4x128Kx32 chips, 4MB onboard, probably sgram - 7 -> 4x128Kx32 chips, 8MB onboard, probably sgram G400: - 0 -> 2x512Kx16 SDRAM, 16/32MB - 2x512Kx32 SGRAM, 16/32MB - 1 -> 2x256Kx32 SGRAM, 8/16MB - 2 -> 4x128Kx32 SGRAM, 8/16MB - 3 -> 4x512Kx32 SDRAM, 32MB - 4 -> 4x256Kx32 SGRAM, 16/32MB - 5 -> 2x1Mx32 SDRAM, 32MB - 6 -> reserved - 7 -> reserved h]hdefinition_list)}(hhh](hdefinition_list_item)}(hXG200: - 0 -> 2x128Kx32 chips, 2MB onboard, probably sgram - 1 -> 2x128Kx32 chips, 4MB onboard, probably sgram - 2 -> 2x256Kx32 chips, 4MB onboard, probably sgram - 3 -> 2x256Kx32 chips, 8MB onboard, probably sgram - 4 -> 2x512Kx16 chips, 8/16MB onboard, probably sdram only - 5 -> same as above - 6 -> 4x128Kx32 chips, 4MB onboard, probably sgram - 7 -> 4x128Kx32 chips, 8MB onboard, probably sgramh](hterm)}(hG200:h]hG200:}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhhhKhjubh definition)}(hhh]h)}(hhh](h)}(h10 -> 2x128Kx32 chips, 2MB onboard, probably sgramh]h)}(hj1h]h10 -> 2x128Kx32 chips, 2MB onboard, probably sgram}(hj3hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhj/ubah}(h]h ]h"]h$]h&]uh1hhj,ubh)}(h11 -> 2x128Kx32 chips, 4MB onboard, probably sgramh]h)}(hjHh]h11 -> 2x128Kx32 chips, 4MB onboard, probably sgram}(hjJhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjFubah}(h]h ]h"]h$]h&]uh1hhj,ubh)}(h12 -> 2x256Kx32 chips, 4MB onboard, probably sgramh]h)}(hj_h]h12 -> 2x256Kx32 chips, 4MB onboard, probably sgram}(hjahhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhj]ubah}(h]h ]h"]h$]h&]uh1hhj,ubh)}(h13 -> 2x256Kx32 chips, 8MB onboard, probably sgramh]h)}(hjvh]h13 -> 2x256Kx32 chips, 8MB onboard, probably sgram}(hjxhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjtubah}(h]h ]h"]h$]h&]uh1hhj,ubh)}(h94 -> 2x512Kx16 chips, 8/16MB onboard, probably sdram onlyh]h)}(hjh]h94 -> 2x512Kx16 chips, 8/16MB onboard, probably sdram only}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1hhj,ubh)}(h5 -> same as aboveh]h)}(hjh]h5 -> same as above}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1hhj,ubh)}(h16 -> 4x128Kx32 chips, 4MB onboard, probably sgramh]h)}(hjh]h16 -> 4x128Kx32 chips, 4MB onboard, probably sgram}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1hhj,ubh)}(h17 -> 4x128Kx32 chips, 8MB onboard, probably sgramh]h)}(hjh]h17 -> 4x128Kx32 chips, 8MB onboard, probably sgram}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1hhj,ubeh}(h]h ]h"]h$]h&]j/-uh1hhhhKhj)ubah}(h]h ]h"]h$]h&]uh1j'hjubeh}(h]h ]h"]h$]h&]uh1jhhhKhjubj)}(hXG400: - 0 -> 2x512Kx16 SDRAM, 16/32MB - 2x512Kx32 SGRAM, 16/32MB - 1 -> 2x256Kx32 SGRAM, 8/16MB - 2 -> 4x128Kx32 SGRAM, 8/16MB - 3 -> 4x512Kx32 SDRAM, 32MB - 4 -> 4x256Kx32 SGRAM, 16/32MB - 5 -> 2x1Mx32 SDRAM, 32MB - 6 -> reserved - 7 -> reserved h](j)}(hG400:h]hG400:}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhhhKhjubj()}(hhh]h)}(hhh](h)}(h0 -> 2x512Kx16 SDRAM, 16/32MBh]h)}(hjh]h0 -> 2x512Kx16 SDRAM, 16/32MB}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1hhjubh)}(h2x512Kx32 SGRAM, 16/32MBh]h)}(hj+h]h2x512Kx32 SGRAM, 16/32MB}(hj-hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhj)ubah}(h]h ]h"]h$]h&]uh1hhjubh)}(h1 -> 2x256Kx32 SGRAM, 8/16MBh]h)}(hjBh]h1 -> 2x256Kx32 SGRAM, 8/16MB}(hjDhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhj@ubah}(h]h ]h"]h$]h&]uh1hhjubh)}(h2 -> 4x128Kx32 SGRAM, 8/16MBh]h)}(hjYh]h2 -> 4x128Kx32 SGRAM, 8/16MB}(hj[hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjWubah}(h]h ]h"]h$]h&]uh1hhjubh)}(h3 -> 4x512Kx32 SDRAM, 32MBh]h)}(hjph]h3 -> 4x512Kx32 SDRAM, 32MB}(hjrhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjnubah}(h]h ]h"]h$]h&]uh1hhjubh)}(h4 -> 4x256Kx32 SGRAM, 16/32MBh]h)}(hjh]h4 -> 4x256Kx32 SGRAM, 16/32MB}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1hhjubh)}(h5 -> 2x1Mx32 SDRAM, 32MBh]h)}(hjh]h5 -> 2x1Mx32 SDRAM, 32MB}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1hhjubh)}(h 6 -> reservedh]h)}(hjh]h 6 -> reserved}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1hhjubh)}(h7 -> reserved h]h)}(h 7 -> reservedh]h 7 -> reserved}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1hhjubeh}(h]h ]h"]h$]h&]j/juh1hhhhKhj ubah}(h]h ]h"]h$]h&]uh1j'hjubeh}(h]h ]h"]h$]h&]uh1jhhhKhjubeh}(h]h ]h"]h$]h&]uh1j hjubah}(h]h ]h"]h$]h&]uh1hhhhKhjubh)}(hIYou should use sdram or sgram parameter in addition to memtype parameter.h]hIYou should use sdram or sgram parameter in addition to memtype parameter.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubeh}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hnomtrrh]hnomtrr}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hdisables write combining on frame buffer. This slows down driver but there is reported minor incompatibility between GUS DMA and XFree under high loads if write combining is enabled (sound dropouts).h]hdisables write combining on frame buffer. This slows down driver but there is reported minor incompatibility between GUS DMA and XFree under high loads if write combining is enabled (sound dropouts).}(hj7hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhj4ubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hmtrrh]hmtrr}(hjWhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjTubah}(h]h ]h"]h$]h&]uh1j0hjQubj1)}(hhh]h)}(henables write combining on frame buffer. It speeds up video accesses much. It is default. You must have MTRR support enabled in kernel and your CPU must have MTRR (f.e. Pentium II have them).h]henables write combining on frame buffer. It speeds up video accesses much. It is default. You must have MTRR support enabled in kernel and your CPU must have MTRR (f.e. Pentium II have them).}(hjnhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjkubah}(h]h ]h"]h$]h&]uh1j0hjQubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hsgramh]hsgram}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hVtells to driver that you have Gxx0 with SGRAM memory. It has no effect without `init`.h](hOtells to driver that you have Gxx0 with SGRAM memory. It has no effect without }(hjhhhNhNubj)}(h`init`h]hinit}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hsdramh]hsdram}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hFtells to driver that you have Gxx0 with SDRAM memory. It is a default.h]hFtells to driver that you have Gxx0 with SDRAM memory. It is a default.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hinv24h]hinv24}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhj ubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hchange timings parameters for 24bpp modes on Millennium and Millennium II. Specify this if you see strange color shadows around characters.h]hchange timings parameters for 24bpp modes on Millennium and Millennium II. Specify this if you see strange color shadows around characters.}(hj%hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhj"ubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hnoinv24h]hnoinv24}(hjEhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjBubah}(h]h ]h"]h$]h&]uh1j0hj?ubj1)}(hhh]h)}(h(use standard timings. It is the default.h]h(use standard timings. It is the default.}(hj\hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjYubah}(h]h ]h"]h$]h&]uh1j0hj?ubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hinverseh]hinverse}(hj|hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjyubah}(h]h ]h"]h$]h&]uh1j0hjvubj1)}(hhh]h)}(h*invert colors on screen (for LCD displays)h]h*invert colors on screen (for LCD displays)}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjvubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(h noinverseh]h noinverse}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h*show true colors on screen. It is default.h]h*show true colors on screen. It is default.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hdev:Xh]hdev:X}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hbind driver to device X. Driver numbers device from 0 up to N, where device 0 is first `known` device found, 1 second and so on. lspci lists devices in this order. Default is `every` known device.h](hWbind driver to device X. Driver numbers device from 0 up to N, where device 0 is first }(hjhhhNhNubj)}(h`known`h]hknown}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubhQ device found, 1 second and so on. lspci lists devices in this order. Default is }(hjhhhNhNubj)}(h`every`h]hevery}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh known device.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(h nohwcursorh]h nohwcursor}(hjEhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjBubah}(h]h ]h"]h$]h&]uh1j0hj?ubj1)}(hhh]h)}(h7disables hardware cursor (use software cursor instead).h]h7disables hardware cursor (use software cursor instead).}(hj\hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjYubah}(h]h ]h"]h$]h&]uh1j0hj?ubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hhwcursorh]hhwcursor}(hj|hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjyubah}(h]h ]h"]h$]h&]uh1j0hjvubj1)}(hhh]h)}(henables hardware cursor. It is default. If you are using non-accelerated mode (`noaccel` or `fbset -accel false`), software cursor is used (except for text mode).h](hOenables hardware cursor. It is default. If you are using non-accelerated mode (}(hjhhhNhNubj)}(h `noaccel`h]hnoaccel}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh or }(hjhhhNhNubj)}(h`fbset -accel false`h]hfbset -accel false}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh2), software cursor is used (except for text mode).}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjvubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hnoblinkh]hnoblink}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hLdisables cursor blinking. Cursor in text mode always blinks (hw limitation).h]hLdisables cursor blinking. Cursor in text mode always blinks (hw limitation).}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hblinkh]hblink}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhj ubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h'enables cursor blinking. It is default.h]h'enables cursor blinking. It is default.}(hj%hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhj"ubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(h nofastfonth]h nofastfont}(hjEhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjBubah}(h]h ]h"]h$]h&]uh1j0hj?ubj1)}(hhh]h)}(h)disables fastfont feature. It is default.h]h)disables fastfont feature. It is default.}(hj\hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjYubah}(h]h ]h"]h$]h&]uh1j0hj?ubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(h fastfont:Xh]h fastfont:X}(hj|hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjyubah}(h]h ]h"]h$]h&]uh1j0hjvubj1)}(hhh]h)}(henables fastfont feature. X specifies size of memory reserved for font data, it must be >= (fontwidth*fontheight*chars_in_font)/8. It is faster on Gx00 series, but slower on older cards.h]henables fastfont feature. X specifies size of memory reserved for font data, it must be >= (fontwidth*fontheight*chars_in_font)/8. It is faster on Gx00 series, but slower on older cards.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjvubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(h grayscaleh]h grayscale}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(henable grayscale summing. It works in PSEUDOCOLOR modes (text, 4bpp, 8bpp). In DIRECTCOLOR modes it is limited to characters displayed through putc/putcs. Direct accesses to framebuffer can paint colors.h]henable grayscale summing. It works in PSEUDOCOLOR modes (text, 4bpp, 8bpp). In DIRECTCOLOR modes it is limited to characters displayed through putc/putcs. Direct accesses to framebuffer can paint colors.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(h nograyscaleh]h nograyscale}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(h)disable grayscale summing. It is default.h]h)disable grayscale summing. It is default.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hcross4MBh]hcross4MB}(hj!hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hQenables that pixel line can cross 4MB boundary. It is default for non-Millennium.h]hQenables that pixel line can cross 4MB boundary. It is default for non-Millennium.}(hj8hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhj5ubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(h nocross4MBh]h nocross4MB}(hjXhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjUubah}(h]h ]h"]h$]h&]uh1j0hjRubj1)}(hhh]h)}(hpixel line must not cross 4MB boundary. It is default for Millennium I or II, because of these devices have hardware limitations which do not allow this. But this option is incompatible with some (if not all yet released) versions of XF86_FBDev.h]hpixel line must not cross 4MB boundary. It is default for Millennium I or II, because of these devices have hardware limitations which do not allow this. But this option is incompatible with some (if not all yet released) versions of XF86_FBDev.}(hjohhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjlubah}(h]h ]h"]h$]h&]uh1j0hjRubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hdfph]hdfp}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(henables digital flat panel interface. This option is incompatible with secondary (TV) output - if DFP is active, TV output must be inactive and vice versa. DFP always uses same timing as primary (monitor) output.h]henables digital flat panel interface. This option is incompatible with secondary (TV) output - if DFP is active, TV output must be inactive and vice versa. DFP always uses same timing as primary (monitor) output.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hdfp:Xh]hdfp:X}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hXuse settings X for digital flat panel interface. X is number from 0 to 0xFF, and meaning of each individual bit is described in G400 manual, in description of DAC register 0x1F. For normal operation you should set all bits to zero, except lowest bit. This lowest bit selects who is source of display clocks, whether G400, or panel. Default value is now read back from hardware - so you should specify this value only if you are also using `init` parameter.h](hXuse settings X for digital flat panel interface. X is number from 0 to 0xFF, and meaning of each individual bit is described in G400 manual, in description of DAC register 0x1F. For normal operation you should set all bits to zero, except lowest bit. This lowest bit selects who is source of display clocks, whether G400, or panel. Default value is now read back from hardware - so you should specify this value only if you are also using }(hjhhhNhNubj)}(h`init`h]hinit}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh parameter.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(h outputs:XYZh]h outputs:XYZ}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhj ubah}(h]h ]h"]h$]h&]uh1j0hj ubj1)}(hhh]h)}(hXset mapping between CRTC and outputs. Each letter can have value of 0 (for no CRTC), 1 (CRTC1) or 2 (CRTC2), and first letter corresponds to primary analog output, second letter to the secondary analog output and third letter to the DVI output. Default setting is 100 for cards below G400 or G400 without DFP, 101 for G400 with DFP, and 111 for G450 and G550. You can set mapping only on first card, use matroxset for setting up other devices.h]hXset mapping between CRTC and outputs. Each letter can have value of 0 (for no CRTC), 1 (CRTC1) or 2 (CRTC2), and first letter corresponds to primary analog output, second letter to the secondary analog output and third letter to the DVI output. Default setting is 100 for cards below G400 or G400 without DFP, 101 for G400 with DFP, and 111 for G450 and G550. You can set mapping only on first card, use matroxset for setting up other devices.}(hj&hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhj#ubah}(h]h ]h"]h$]h&]uh1j0hj ubeh}(h]h ]h"]h$]h&]uh1j+hjY ubj,)}(hhh](j1)}(hhh]h)}(hvesa:Xh]hvesa:X}(hjFhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjCubah}(h]h ]h"]h$]h&]uh1j0hj@ubj1)}(hhh]h)}(hXselects startup videomode. X is number from 0 to 0x1FF, see table above for detailed explanation. Default is 640x480x8bpp if driver has 8bpp support. Otherwise first available of 640x350x4bpp, 640x480x15bpp, 640x480x24bpp, 640x480x32bpp or 80x25 text (80x25 text is always available).h]hXselects startup videomode. X is number from 0 to 0x1FF, see table above for detailed explanation. Default is 640x480x8bpp if driver has 8bpp support. Otherwise first available of 640x350x4bpp, 640x480x15bpp, 640x480x24bpp, 640x480x32bpp or 80x25 text (80x25 text is always available).}(hj]hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjZubah}(h]h ]h"]h$]h&]uh1j0hj@ubeh}(h]h ]h"]h$]h&]uh1j+hjY ubeh}(h]h ]h"]h$]h&]uh1jhjB ubeh}(h]h ]h"]h$]h&]colsKuh1jhj? ubah}(h]h ]h"]h$]h&]uh1jhj hhhhhNubh)}(hhIf you are not satisfied with videomode selected by `vesa` option, you can modify it with these options:h](h4If you are not satisfied with videomode selected by }(hjhhhNhNubj)}(h`vesa`h]hvesa}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh. option, you can modify it with these options:}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKhj hhubj)}(hhh]j)}(hhh](j)}(hhh]h}(h]h ]h"]h$]h&]colwidthK uh1jhjubj)}(hhh]h}(h]h ]h"]h$]h&]colwidthKCuh1jhjubj)}(hhh](j,)}(hhh](j1)}(hhh]h)}(hxres:Xh]hxres:X}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhMhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hHhorizontal resolution, in pixels. Default is derived from `vesa` option.h](h:horizontal resolution, in pixels. Default is derived from }(hjhhhNhNubj)}(h`vesa`h]hvesa}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh option.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhMhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(hyres:Xh]hyres:X}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhMhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hKvertical resolution, in pixel lines. Default is derived from `vesa` option.h](h=vertical resolution, in pixel lines. Default is derived from }(hj-hhhNhNubj)}(h`vesa`h]hvesa}(hj5hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj-ubh option.}(hj-hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhMhj*ubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(hupper:Xh]hupper:X}(hj_hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhMhj\ubah}(h]h ]h"]h$]h&]uh1j0hjYubj1)}(hhh]h)}(htop boundary: lines between end of VSYNC pulse and start of first pixel line of picture. Default is derived from `vesa` option.h](hqtop boundary: lines between end of VSYNC pulse and start of first pixel line of picture. Default is derived from }(hjvhhhNhNubj)}(h`vesa`h]hvesa}(hj~hhhNhNubah}(h]h ]h"]h$]h&]uh1jhjvubh option.}(hjvhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhMhjsubah}(h]h ]h"]h$]h&]uh1j0hjYubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(hlower:Xh]hlower:X}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhMhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hnbottom boundary: lines between end of picture and start of VSYNC pulse. Default is derived from `vesa` option.h](h`bottom boundary: lines between end of picture and start of VSYNC pulse. Default is derived from }(hjhhhNhNubj)}(h`vesa`h]hvesa}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh option.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhMhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(hvslen:Xh]hvslen:X}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhM hjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hGlength of VSYNC pulse, in lines. Default is derived from `vesa` option.h](h9length of VSYNC pulse, in lines. Default is derived from }(hjhhhNhNubj)}(h`vesa`h]hvesa}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh option.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhM hjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(hleft:Xh]hleft:X}(hj:hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhM hj7ubah}(h]h ]h"]h$]h&]uh1j0hj4ubj1)}(hhh]h)}(hhleft boundary: pixels between end of HSYNC pulse and first pixel. Default is derived from `vesa` option.h](hZleft boundary: pixels between end of HSYNC pulse and first pixel. Default is derived from }(hjQhhhNhNubj)}(h`vesa`h]hvesa}(hjYhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjQubh option.}(hjQhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhM hjNubah}(h]h ]h"]h$]h&]uh1j0hj4ubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(hright:Xh]hright:X}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhMhjubah}(h]h ]h"]h$]h&]uh1j0hj}ubj1)}(hhh]h)}(hnright boundary: pixels between end of picture and start of HSYNC pulse. Default is derived from `vesa` option.h](h`right boundary: pixels between end of picture and start of HSYNC pulse. Default is derived from }(hjhhhNhNubj)}(h`vesa`h]hvesa}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh option.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhMhjubah}(h]h ]h"]h$]h&]uh1j0hj}ubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(hhslen:Xh]hhslen:X}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhMhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hHlength of HSYNC pulse, in pixels. Default is derived from `vesa` option.h](h:length of HSYNC pulse, in pixels. Default is derived from }(hjhhhNhNubj)}(h`vesa`h]hvesa}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh option.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhMhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(h pixclock:Xh]h pixclock:X}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhMhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hedotclocks, in ps (picoseconds). Default is derived from `vesa` option and from `fh` and `fv` options.h](h8dotclocks, in ps (picoseconds). Default is derived from }(hj,hhhNhNubj)}(h`vesa`h]hvesa}(hj4hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj,ubh option and from }(hj,hhhNhNubj)}(h`fh`h]hfh}(hjFhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj,ubh and }(hj,hhhNhNubj)}(h`fv`h]hfv}(hjXhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj,ubh options.}(hj,hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhMhj)ubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(hsync:Xh]hsync:X}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhMhjubah}(h]h ]h"]h$]h&]uh1j0hj|ubj1)}(hhh]h)}(hX7sync. pulse - bit 0 inverts HSYNC polarity, bit 1 VSYNC polarity. If bit 3 (value 0x08) is set, composite sync instead of HSYNC is generated. If bit 5 (value 0x20) is set, sync on green is turned on. Do not forget that if you want sync on green, you also probably want composite sync. Default depends on `vesa`.h](hX0sync. pulse - bit 0 inverts HSYNC polarity, bit 1 VSYNC polarity. If bit 3 (value 0x08) is set, composite sync instead of HSYNC is generated. If bit 5 (value 0x20) is set, sync on green is turned on. Do not forget that if you want sync on green, you also probably want composite sync. Default depends on }(hjhhhNhNubj)}(h`vesa`h]hvesa}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhMhjubah}(h]h ]h"]h$]h&]uh1j0hj|ubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(hdepth:Xh]hdepth:X}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhMhjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hFBits per pixel: 0=text, 4,8,15,16,24 or 32. Default depends on `vesa`.h](h?Bits per pixel: 0=text, 4,8,15,16,24 or 32. Default depends on }(hjhhhNhNubj)}(h`vesa`h]hvesa}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhMhjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjubeh}(h]h ]h"]h$]h&]uh1jhjubeh}(h]h ]h"]h$]h&]colsKuh1jhjubah}(h]h ]h"]h$]h&]uh1jhj hhhhhNubh)}(hIf you know capabilities of your monitor, you can specify some (or all) of `maxclk`, `fh` and `fv`. In this case, `pixclock` is computed so that pixclock <= maxclk, real_fh <= fh and real_fv <= fv.h](hKIf you know capabilities of your monitor, you can specify some (or all) of }(hj!hhhNhNubj)}(h`maxclk`h]hmaxclk}(hj)hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj!ubh, }(hj!hhhNhNubj)}(h`fh`h]hfh}(hj;hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj!ubh and }(hj!hhhNhNubj)}(h`fv`h]hfv}(hjMhhhNhNubah}(h]h ]h"]h$]h&]uh1jhj!ubh. In this case, }(hj!hhhNhNubj)}(h `pixclock`h]hpixclock}(hj_hhhNhNubah}(h]h ]h"]h$]h&]uh1jhj!ubhI is computed so that pixclock <= maxclk, real_fh <= fh and real_fv <= fv.}(hj!hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhMhj hhubj)}(hhh]j)}(hhh](j)}(hhh]h}(h]h ]h"]h$]h&]colwidthK uh1jhjzubj)}(hhh]h}(h]h ]h"]h$]h&]colwidthKBuh1jhjzubj)}(hhh](j,)}(hhh](j1)}(hhh]h)}(hmaxclk:Xh]hmaxclk:X}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhM#hjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hPmaximum dotclock. X can be specified in MHz, kHz or Hz. Default is `don`t care`.h](hCmaximum dotclock. X can be specified in MHz, kHz or Hz. Default is }(hjhhhNhNubj)}(h `don`t care`h]h don`t care}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhM#hjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(hfh:Xh]hfh:X}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhM%hjubah}(h]h ]h"]h$]h&]uh1j0hjubj1)}(hhh]h)}(hgmaximum horizontal synchronization frequency. X can be specified in kHz or Hz. Default is `don't care`.h](hZmaximum horizontal synchronization frequency. X can be specified in kHz or Hz. Default is }(hjhhhNhNubj)}(h `don't care`h]h don’t care}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh.}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhM%hjubah}(h]h ]h"]h$]h&]uh1j0hjubeh}(h]h ]h"]h$]h&]uh1j+hjubj,)}(hhh](j1)}(hhh]h)}(hfv:Xh]hfv:X}(hj,hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhM'hj)ubah}(h]h ]h"]h$]h&]uh1j0hj&ubj1)}(hhh]h)}(hmaximum vertical frequency. X must be specified in Hz. Default is 70 for modes derived from `vesa` with yres <= 400, 60Hz for yres > 400.h](h\maximum vertical frequency. X must be specified in Hz. Default is 70 for modes derived from }(hjChhhNhNubj)}(h`vesa`h]hvesa}(hjKhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjCubh' with yres <= 400, 60Hz for yres > 400.}(hjChhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhM'hj@ubah}(h]h ]h"]h$]h&]uh1j0hj&ubeh}(h]h ]h"]h$]h&]uh1j+hjubeh}(h]h ]h"]h$]h&]uh1jhjzubeh}(h]h ]h"]h$]h&]colsKuh1jhjwubah}(h]h ]h"]h$]h&]uh1jhj hhhhhNubeh}(h] configurationah ]h"] configurationah$]h&]uh1hhhhhhhhKrubh)}(hhh](h)}(h Limitationsh]h Limitations}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhjhhhhhM.ubh)}(heThere are known and unknown bugs, features and misfeatures. Currently there are following known bugs:h]heThere are known and unknown bugs, features and misfeatures. Currently there are following known bugs:}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhM0hjhhubh)}(hXK- SVGALib does not restore screen on exit - generic fbcon-cfbX procedures do not work on Alphas. Due to this, `noaccel` (and cfb4 accel) driver does not work on Alpha. So everyone with access to `/dev/fb*` on Alpha can hang machine (you should restrict access to `/dev/fb*` - everyone with access to this device can destroy your monitor, believe me...). - 24bpp does not support correctly XF-FBDev on big-endian architectures. - interlaced text mode is not supported; it looks like hardware limitation, but I'm not sure. - Gxx0 SGRAM/SDRAM is not autodetected. - maybe more... h]h)}(hhh](h)}(h'SVGALib does not restore screen on exith]h)}(hjh]h'SVGALib does not restore screen on exit}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhM3hjubah}(h]h ]h"]h$]h&]uh1hhjubh)}(hX5generic fbcon-cfbX procedures do not work on Alphas. Due to this, `noaccel` (and cfb4 accel) driver does not work on Alpha. So everyone with access to `/dev/fb*` on Alpha can hang machine (you should restrict access to `/dev/fb*` - everyone with access to this device can destroy your monitor, believe me...).h]h)}(hX5generic fbcon-cfbX procedures do not work on Alphas. Due to this, `noaccel` (and cfb4 accel) driver does not work on Alpha. So everyone with access to `/dev/fb*` on Alpha can hang machine (you should restrict access to `/dev/fb*` - everyone with access to this device can destroy your monitor, believe me...).h](hBgeneric fbcon-cfbX procedures do not work on Alphas. Due to this, }(hjhhhNhNubj)}(h `noaccel`h]hnoaccel}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubhL (and cfb4 accel) driver does not work on Alpha. So everyone with access to }(hjhhhNhNubj)}(h `/dev/fb*`h]h/dev/fb*}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubh: on Alpha can hang machine (you should restrict access to }(hjhhhNhNubj)}(h `/dev/fb*`h]h/dev/fb*}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1jhjubhP - everyone with access to this device can destroy your monitor, believe me...).}(hjhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhM4hjubah}(h]h ]h"]h$]h&]uh1hhjubh)}(hF24bpp does not support correctly XF-FBDev on big-endian architectures.h]h)}(hjh]hF24bpp does not support correctly XF-FBDev on big-endian architectures.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhM9hjubah}(h]h ]h"]h$]h&]uh1hhjubh)}(h[interlaced text mode is not supported; it looks like hardware limitation, but I'm not sure.h]h)}(h[interlaced text mode is not supported; it looks like hardware limitation, but I'm not sure.h]h]interlaced text mode is not supported; it looks like hardware limitation, but I’m not sure.}(hj0hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhM:hj,ubah}(h]h ]h"]h$]h&]uh1hhjubh)}(h%Gxx0 SGRAM/SDRAM is not autodetected.h]h)}(hjFh]h%Gxx0 SGRAM/SDRAM is not autodetected.}(hjHhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhM<hjDubah}(h]h ]h"]h$]h&]uh1hhjubh)}(hmaybe more... h]h)}(h maybe more...h]h maybe more...}(hj_hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhM=hj[ubah}(h]h ]h"]h$]h&]uh1hhjubeh}(h]h ]h"]h$]h&]j/juh1hhhhM3hjubah}(h]h ]h"]h$]h&]uh1hhhhM3hjhhubh)}(hAnd following misfeatures:h]hAnd following misfeatures:}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhM?hjhhubh)}(hX- SVGALib does not restore screen on exit. - pixclock for text modes is limited by hardware to - 83 MHz on G200 - 66 MHz on Millennium I - 60 MHz on Millennium II Because I have no access to other devices, I do not know specific frequencies for them. So driver does not check this and allows you to set frequency higher that this. It causes sparks, black holes and other pretty effects on screen. Device was not destroyed during tests. :-) - my Millennium G200 oscillator has frequency range from 35 MHz to 380 MHz (and it works with 8bpp on about 320 MHz dotclocks (and changed mclk)). But Matrox says on product sheet that VCO limit is 50-250 MHz, so I believe them (maybe that chip overheats, but it has a very big cooler (G100 has none), so it should work). - special mixed video/graphics videomodes of Mystique and Gx00 - 2G8V16 and G16V16 are not supported - color keying is not supported - feature connector of Mystique and Gx00 is set to VGA mode (it is disabled by BIOS) - DDC (monitor detection) is supported through dualhead driver - some check for input values are not so strict how it should be (you can specify vslen=4000 and so on). - maybe more... h]h)}(hhh](h)}(h(SVGALib does not restore screen on exit.h]h)}(hjh]h(SVGALib does not restore screen on exit.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhMAhjubah}(h]h ]h"]h$]h&]uh1hhjubh)}(hXpixclock for text modes is limited by hardware to - 83 MHz on G200 - 66 MHz on Millennium I - 60 MHz on Millennium II Because I have no access to other devices, I do not know specific frequencies for them. So driver does not check this and allows you to set frequency higher that this. It causes sparks, black holes and other pretty effects on screen. Device was not destroyed during tests. :-)h](h)}(h1pixclock for text modes is limited by hardware toh]h1pixclock for text modes is limited by hardware to}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhMBhjubh)}(hD- 83 MHz on G200 - 66 MHz on Millennium I - 60 MHz on Millennium II h]h)}(hhh](h)}(h83 MHz on G200h]h)}(hjh]h83 MHz on G200}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhMDhjubah}(h]h ]h"]h$]h&]uh1hhjubh)}(h66 MHz on Millennium Ih]h)}(hjh]h66 MHz on Millennium I}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhMEhjubah}(h]h ]h"]h$]h&]uh1hhjubh)}(h60 MHz on Millennium II h]h)}(h60 MHz on Millennium IIh]h60 MHz on Millennium II}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhMFhjubah}(h]h ]h"]h$]h&]uh1hhjubeh}(h]h ]h"]h$]h&]j/juh1hhhhMDhjubah}(h]h ]h"]h$]h&]uh1hhhhMDhjubh)}(hXBecause I have no access to other devices, I do not know specific frequencies for them. So driver does not check this and allows you to set frequency higher that this. It causes sparks, black holes and other pretty effects on screen. Device was not destroyed during tests. :-)h]hXBecause I have no access to other devices, I do not know specific frequencies for them. So driver does not check this and allows you to set frequency higher that this. It causes sparks, black holes and other pretty effects on screen. Device was not destroyed during tests. :-)}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhMHhjubeh}(h]h ]h"]h$]h&]uh1hhjubh)}(hX?my Millennium G200 oscillator has frequency range from 35 MHz to 380 MHz (and it works with 8bpp on about 320 MHz dotclocks (and changed mclk)). But Matrox says on product sheet that VCO limit is 50-250 MHz, so I believe them (maybe that chip overheats, but it has a very big cooler (G100 has none), so it should work).h]h)}(hX?my Millennium G200 oscillator has frequency range from 35 MHz to 380 MHz (and it works with 8bpp on about 320 MHz dotclocks (and changed mclk)). But Matrox says on product sheet that VCO limit is 50-250 MHz, so I believe them (maybe that chip overheats, but it has a very big cooler (G100 has none), so it should work).h]hX?my Millennium G200 oscillator has frequency range from 35 MHz to 380 MHz (and it works with 8bpp on about 320 MHz dotclocks (and changed mclk)). But Matrox says on product sheet that VCO limit is 50-250 MHz, so I believe them (maybe that chip overheats, but it has a very big cooler (G100 has none), so it should work).}(hj.hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhMLhj*ubah}(h]h ]h"]h$]h&]uh1hhjubh)}(hbspecial mixed video/graphics videomodes of Mystique and Gx00 - 2G8V16 and G16V16 are not supportedh]h)}(hbspecial mixed video/graphics videomodes of Mystique and Gx00 - 2G8V16 and G16V16 are not supportedh]hbspecial mixed video/graphics videomodes of Mystique and Gx00 - 2G8V16 and G16V16 are not supported}(hjFhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhMQhjBubah}(h]h ]h"]h$]h&]uh1hhjubh)}(hcolor keying is not supportedh]h)}(hj\h]hcolor keying is not supported}(hj^hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhMShjZubah}(h]h ]h"]h$]h&]uh1hhjubh)}(hRfeature connector of Mystique and Gx00 is set to VGA mode (it is disabled by BIOS)h]h)}(hRfeature connector of Mystique and Gx00 is set to VGA mode (it is disabled by BIOS)h]hRfeature connector of Mystique and Gx00 is set to VGA mode (it is disabled by BIOS)}(hjuhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhMThjqubah}(h]h ]h"]h$]h&]uh1hhjubh)}(hh](hPetr Vandrovec <}(hj"hhhNhNubj!)}(hvandrove@vc.cvut.czh]hvandrove@vc.cvut.cz}(hj"hhhNhNubah}(h]h ]h"]h$]h&]refurimailto:vandrove@vc.cvut.czuh1j!hj"ubh>}(hj"hhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhMhj!hhubeh}(h] dualhead-g450ah ]h"] dualhead g450ah$]h&]uh1hhhhhhhhMubeh}(h].matroxfb-framebuffer-driver-for-matrox-devicesah ]h"]0matroxfb - framebuffer driver for matrox devicesah$]h&]uh1hhhhhhhhKubeh}(h]h ]h"]h$]h&]sourcehuh1hcurrent_sourceN current_lineNsettingsdocutils.frontendValues)}(hN generatorN datestampN source_linkN source_urlN toc_backlinksj0footnote_backlinksK sectnum_xformKstrip_commentsNstrip_elements_with_classesN strip_classesN report_levelK halt_levelKexit_status_levelKdebugNwarning_streamN tracebackinput_encoding utf-8-siginput_encoding_error_handlerstrictoutput_encodingutf-8output_encoding_error_handlerj"error_encodingutf-8error_encoding_error_handlerbackslashreplace language_codeenrecord_dependenciesNconfigN id_prefixhauto_id_prefixid dump_settingsNdump_internalsNdump_transformsNdump_pseudo_xmlNexpose_internalsNstrict_visitorN_disable_configN_sourceh _destinationN _config_files]7/var/lib/git/docbuild/linux/Documentation/docutils.confafile_insertion_enabled raw_enabledKline_length_limitM'pep_referencesN pep_base_urlhttps://peps.python.org/pep_file_url_templatepep-%04drfc_referencesN rfc_base_url&https://datatracker.ietf.org/doc/html/ tab_widthKtrim_footnote_reference_spacesyntax_highlightlong smart_quotessmartquotes_locales]character_level_inline_markupdoctitle_xform docinfo_xformKsectsubtitle_xform image_loadinglinkembed_stylesheetcloak_email_addressessection_self_linkenvNubreporterNindirect_targets]substitution_defs}substitution_names}refnames}refids}nameids}(j"j"j j jjj: j7 j j j j j j jjjJ jG j j j!j!j"j"u nametypes}(j"j jj: j j j jjJ j j!j"uh}(j"hj jpjjj7 jj j= j j j j jj jG jj jM j!j j"j!u footnote_refs} citation_refs} autofootnotes]autofootnote_refs]symbol_footnotes]symbol_footnote_refs] footnotes] citations]autofootnote_startKsymbol_footnote_startK id_counter collectionsCounter}Rparse_messages]transform_messages] transformerN include_log] decorationNhhub.