€•]Z      Œsphinx.addnodes”Œdocument”“”)”}”(Œ	rawsource”Œ ”Œchildren”]”(Œtranslations”ŒLanguagesNode”“”)”}”(hhh]”(h Œpending_xref”“”)”}”(hhh]”Œdocutils.nodes”ŒText”“”ŒChinese (Simplified)”…””}”Œparent”hsbaŒ
attributes”}”(Œids”]”Œclasses”]”Œnames”]”Œdupnames”]”Œbackrefs”]”Œ	refdomain”Œstd”Œreftype”Œdoc”Œ	reftarget”ŒM/translations/zh_CN/driver-api/cxl/linux/example-configurations/single-device”Œmodname”NŒ	classname”NŒrefexplicit”ˆuŒtagname”hhhubh)”}”(hhh]”hŒChinese (Traditional)”…””}”hh2sbah}”(h]”h ]”h"]”h$]”h&]”Œ	refdomain”h)Œreftype”h+Œ	reftarget”ŒM/translations/zh_TW/driver-api/cxl/linux/example-configurations/single-device”Œmodname”NŒ	classname”NŒrefexplicit”ˆuh1hhhubh)”}”(hhh]”hŒItalian”…””}”hhFsbah}”(h]”h ]”h"]”h$]”h&]”Œ	refdomain”h)Œreftype”h+Œ	reftarget”ŒM/translations/it_IT/driver-api/cxl/linux/example-configurations/single-device”Œmodname”NŒ	classname”NŒrefexplicit”ˆuh1hhhubh)”}”(hhh]”hŒJapanese”…””}”hhZsbah}”(h]”h ]”h"]”h$]”h&]”Œ	refdomain”h)Œreftype”h+Œ	reftarget”ŒM/translations/ja_JP/driver-api/cxl/linux/example-configurations/single-device”Œmodname”NŒ	classname”NŒrefexplicit”ˆuh1hhhubh)”}”(hhh]”hŒKorean”…””}”hhnsbah}”(h]”h ]”h"]”h$]”h&]”Œ	refdomain”h)Œreftype”h+Œ	reftarget”ŒM/translations/ko_KR/driver-api/cxl/linux/example-configurations/single-device”Œmodname”NŒ	classname”NŒrefexplicit”ˆuh1hhhubh)”}”(hhh]”hŒPortuguese (Brazilian)”…””}”hh‚sbah}”(h]”h ]”h"]”h$]”h&]”Œ	refdomain”h)Œreftype”h+Œ	reftarget”ŒM/translations/pt_BR/driver-api/cxl/linux/example-configurations/single-device”Œmodname”NŒ	classname”NŒrefexplicit”ˆuh1hhhubh)”}”(hhh]”hŒSpanish”…””}”hh–sbah}”(h]”h ]”h"]”h$]”h&]”Œ	refdomain”h)Œreftype”h+Œ	reftarget”ŒM/translations/sp_SP/driver-api/cxl/linux/example-configurations/single-device”Œmodname”NŒ	classname”NŒrefexplicit”ˆuh1hhhubeh}”(h]”h ]”h"]”h$]”h&]”Œcurrent_language”ŒEnglish”uh1h
hhŒ	_document”hŒsource”NŒline”NubhŒcomment”“”)”}”(hŒ SPDX-License-Identifier: GPL-2.0”h]”hŒ SPDX-License-Identifier: GPL-2.0”…””}”hh·sbah}”(h]”h ]”h"]”h$]”h&]”Œ	xml:space”Œpreserve”uh1hµhhh²hh³Œg/var/lib/git/docbuild/linux/Documentation/driver-api/cxl/linux/example-configurations/single-device.rst”h´KubhŒsection”“”)”}”(hhh]”(hŒtitle”“”)”}”(hŒSingle Device”h]”hŒSingle Device”…””}”(hhÏh²hh³Nh´Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÍhhÊh²hh³hÇh´KubhŒ	paragraph”“”)”}”(hŒGThis cxl-cli configuration dump shows the following host configuration:”h]”hŒGThis cxl-cli configuration dump shows the following host configuration:”…””}”(hhßh²hh³Nh´Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÝh³hÇh´KhhÊh²hubhŒbullet_list”“”)”}”(hhh]”(hŒ	list_item”“”)”}”(hŒ(A single socket system with one CXL root”h]”hÞ)”}”(hhöh]”hŒ(A single socket system with one CXL root”…””}”(hhøh²hh³Nh´Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÝh³hÇh´Khhôubah}”(h]”h ]”h"]”h$]”h&]”uh1hòhhïh²hh³hÇh´Nubhó)”}”(hŒ&CXL Root has Four (4) CXL Host Bridges”h]”hÞ)”}”(hj  h]”hŒ&CXL Root has Four (4) CXL Host Bridges”…””}”(hj  h²hh³Nh´Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÝh³hÇh´K	hj  ubah}”(h]”h ]”h"]”h$]”h&]”uh1hòhhïh²hh³hÇh´Nubhó)”}”(hŒ>One CXL Host Bridges has a single CXL Memory Expander Attached”h]”hÞ)”}”(hj$  h]”hŒ>One CXL Host Bridges has a single CXL Memory Expander Attached”…””}”(hj&  h²hh³Nh´Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÝh³hÇh´K
hj"  ubah}”(h]”h ]”h"]”h$]”h&]”uh1hòhhïh²hh³hÇh´Nubhó)”}”(hŒNo interleave is present.
”h]”hÞ)”}”(hŒNo interleave is present.”h]”hŒNo interleave is present.”…””}”(hj=  h²hh³Nh´Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÝh³hÇh´Khj9  ubah}”(h]”h ]”h"]”h$]”h&]”uh1hòhhïh²hh³hÇh´Nubeh}”(h]”h ]”h"]”h$]”h&]”Œbullet”Œ*”uh1híh³hÇh´KhhÊh²hubhÞ)”}”(hŒ‰This output is generated by :code:`cxl list -v` and describes the relationships
between objects exposed in :code:`/sys/bus/cxl/devices/`.”h]”(hŒThis output is generated by ”…””}”(hjY  h²hh³Nh´NubhŒliteral”“”)”}”(hŒ:code:`cxl list -v`”h]”hŒcxl list -v”…””}”(hjc  h²hh³Nh´Nubah}”(h]”h ]”Œcode”ah"]”h$]”h&]”Œlanguage”huh1ja  hjY  ubhŒ< and describes the relationships
between objects exposed in ”…””}”(hjY  h²hh³Nh´Nubjb  )”}”(hŒ:code:`/sys/bus/cxl/devices/`”h]”hŒ/sys/bus/cxl/devices/”…””}”(hjw  h²hh³Nh´Nubah}”(h]”h ]”jn  ah"]”h$]”h&]”Œlanguage”huh1ja  hjY  ubhŒ.”…””}”(hjY  h²hh³Nh´Nubeh}”(h]”h ]”h"]”h$]”h&]”uh1hÝh³hÇh´KhhÊh²hubhŒliteral_block”“”)”}”(hXA  [
  {
      "bus":"root0",
      "provider":"ACPI.CXL",
      "nr_dports":4,
      "dports":[
          {
              "dport":"pci0000:00",
              "alias":"ACPI0016:01",
              "id":0
          },
          {
              "dport":"pci0000:a8",
              "alias":"ACPI0016:02",
              "id":4
          },
          {
              "dport":"pci0000:2a",
              "alias":"ACPI0016:03",
              "id":1
          },
          {
              "dport":"pci0000:d2",
              "alias":"ACPI0016:00",
              "id":5
          }
      ],”h]”hXA  [
  {
      "bus":"root0",
      "provider":"ACPI.CXL",
      "nr_dports":4,
      "dports":[
          {
              "dport":"pci0000:00",
              "alias":"ACPI0016:01",
              "id":0
          },
          {
              "dport":"pci0000:a8",
              "alias":"ACPI0016:02",
              "id":4
          },
          {
              "dport":"pci0000:2a",
              "alias":"ACPI0016:03",
              "id":1
          },
          {
              "dport":"pci0000:d2",
              "alias":"ACPI0016:00",
              "id":5
          }
      ],”…””}”hj’  sbah}”(h]”h ]”h"]”h$]”h&]”hÅhÆuh1j  h³hÇh´KhhÊh²hubhÞ)”}”(hŒçThis chunk shows the CXL "bus" (root0) has 4 downstream ports attached to CXL
Host Bridges.  The `Root` can be considered the singular upstream port attached
to the platform's memory controller - which routes memory requests to it.”h]”(hŒeThis chunk shows the CXL â€œbusâ€ (root0) has 4 downstream ports attached to CXL
Host Bridges.  The ”…””}”(hj   h²hh³Nh´NubhŒtitle_reference”“”)”}”(hŒ`Root`”h]”hŒRoot”…””}”(hjª  h²hh³Nh´Nubah}”(h]”h ]”h"]”h$]”h&]”uh1j¨  hj   ubhŒ‚ can be considered the singular upstream port attached
to the platformâ€™s memory controller - which routes memory requests to it.”…””}”(hj   h²hh³Nh´Nubeh}”(h]”h ]”h"]”h$]”h&]”uh1hÝh³hÇh´K.hhÊh²hubhÞ)”}”(hŒ˜The `ports:root0` section lays out how each of these downstream ports are
configured.  If a port is not configured (id's 0, 1, and 4), they are omitted.”h]”(hŒThe ”…””}”(hjÂ  h²hh³Nh´Nubj©  )”}”(hŒ`ports:root0`”h]”hŒports:root0”…””}”(hjÊ  h²hh³Nh´Nubah}”(h]”h ]”h"]”h$]”h&]”uh1j¨  hjÂ  ubhŒ‰ section lays out how each of these downstream ports are
configured.  If a port is not configured (idâ€™s 0, 1, and 4), they are omitted.”…””}”(hjÂ  h²hh³Nh´Nubeh}”(h]”h ]”h"]”h$]”h&]”uh1hÝh³hÇh´K2hhÊh²hubj‘  )”}”(hX  "ports:root0":[
    {
        "port":"port1",
        "host":"pci0000:d2",
        "depth":1,
        "nr_dports":3,
        "dports":[
            {
                "dport":"0000:d2:01.1",
                "alias":"device:02",
                "id":0
            },
            {
                "dport":"0000:d2:01.3",
                "alias":"device:05",
                "id":2
            },
            {
                "dport":"0000:d2:07.1",
                "alias":"device:0d",
                "id":113
            }
        ],”h]”hX  "ports:root0":[
    {
        "port":"port1",
        "host":"pci0000:d2",
        "depth":1,
        "nr_dports":3,
        "dports":[
            {
                "dport":"0000:d2:01.1",
                "alias":"device:02",
                "id":0
            },
            {
                "dport":"0000:d2:01.3",
                "alias":"device:05",
                "id":2
            },
            {
                "dport":"0000:d2:07.1",
                "alias":"device:0d",
                "id":113
            }
        ],”…””}”hjâ  sbah}”(h]”h ]”h"]”h$]”h&]”hÅhÆuh1j  h³hÇh´K7hhÊh²hubhÞ)”}”(hŒØThis chunk shows the available downstream ports associated with the CXL Host
Bridge :code:`port1`.  In this case, :code:`port1` has 3 available downstream
ports: :code:`dport1`, :code:`dport2`, and :code:`dport113`..”h]”(hŒTThis chunk shows the available downstream ports associated with the CXL Host
Bridge ”…””}”(hjð  h²hh³Nh´Nubjb  )”}”(hŒ:code:`port1`”h]”hŒport1”…””}”(hjø  h²hh³Nh´Nubah}”(h]”h ]”jn  ah"]”h$]”h&]”Œlanguage”huh1ja  hjð  ubhŒ.  In this case, ”…””}”(hjð  h²hh³Nh´Nubjb  )”}”(hŒ:code:`port1`”h]”hŒport1”…””}”(hj  h²hh³Nh´Nubah}”(h]”h ]”jn  ah"]”h$]”h&]”Œlanguage”huh1ja  hjð  ubhŒ# has 3 available downstream
ports: ”…””}”(hjð  h²hh³Nh´Nubjb  )”}”(hŒ:code:`dport1`”h]”hŒdport1”…””}”(hj  h²hh³Nh´Nubah}”(h]”h ]”jn  ah"]”h$]”h&]”Œlanguage”huh1ja  hjð  ubhŒ, ”…””}”(hjð  h²hh³Nh´Nubjb  )”}”(hŒ:code:`dport2`”h]”hŒdport2”…””}”(hj1  h²hh³Nh´Nubah}”(h]”h ]”jn  ah"]”h$]”h&]”Œlanguage”huh1ja  hjð  ubhŒ, and ”…””}”(hjð  h²hh³Nh´Nubjb  )”}”(hŒ:code:`dport113`”h]”hŒdport113”…””}”(hjD  h²hh³Nh´Nubah}”(h]”h ]”jn  ah"]”h$]”h&]”Œlanguage”huh1ja  hjð  ubhŒ..”…””}”(hjð  h²hh³Nh´Nubeh}”(h]”h ]”h"]”h$]”h&]”uh1hÝh³hÇh´KOhhÊh²hubj‘  )”}”(hX´  "endpoints:port1":[
    {
        "endpoint":"endpoint5",
        "host":"mem0",
        "parent_dport":"0000:d2:01.1",
        "depth":2,
        "memdev":{
            "memdev":"mem0",
            "ram_size":137438953472,
            "serial":0,
            "numa_node":0,
            "host":"0000:d3:00.0"
        },
        "decoders:endpoint5":[
            {
                "decoder":"decoder5.0",
                "resource":825975898112,
                "size":137438953472,
                "interleave_ways":1,
                "region":"region0",
                "dpa_resource":0,
                "dpa_size":137438953472,
                "mode":"ram"
            }
        ]
    }
],”h]”hX´  "endpoints:port1":[
    {
        "endpoint":"endpoint5",
        "host":"mem0",
        "parent_dport":"0000:d2:01.1",
        "depth":2,
        "memdev":{
            "memdev":"mem0",
            "ram_size":137438953472,
            "serial":0,
            "numa_node":0,
            "host":"0000:d3:00.0"
        },
        "decoders:endpoint5":[
            {
                "decoder":"decoder5.0",
                "resource":825975898112,
                "size":137438953472,
                "interleave_ways":1,
                "region":"region0",
                "dpa_resource":0,
                "dpa_size":137438953472,
                "mode":"ram"
            }
        ]
    }
],”…””}”hj]  sbah}”(h]”h ]”h"]”h$]”h&]”hÅhÆuh1j  h³hÇh´KUhhÊh²hubhÞ)”}”(hŒIThis chunk shows the endpoints attached to the host bridge :code:`port1`.”h]”(hŒ;This chunk shows the endpoints attached to the host bridge ”…””}”(hjk  h²hh³Nh´Nubjb  )”}”(hŒ:code:`port1`”h]”hŒport1”…””}”(hjs  h²hh³Nh´Nubah}”(h]”h ]”jn  ah"]”h$]”h&]”Œlanguage”huh1ja  hjk  ubhŒ.”…””}”(hjk  h²hh³Nh´Nubeh}”(h]”h ]”h"]”h$]”h&]”uh1hÝh³hÇh´KqhhÊh²hubhÞ)”}”(hŒ—:code:`endpoint5` contains a single configured decoder :code:`decoder5.0`
which has the same interleave configuration as :code:`region0` (shown later).”h]”(jb  )”}”(hŒ:code:`endpoint5`”h]”hŒ	endpoint5”…””}”(hj  h²hh³Nh´Nubah}”(h]”h ]”jn  ah"]”h$]”h&]”Œlanguage”huh1ja  hjŒ  ubhŒ& contains a single configured decoder ”…””}”(hjŒ  h²hh³Nh´Nubjb  )”}”(hŒ:code:`decoder5.0`”h]”hŒ
decoder5.0”…””}”(hj£  h²hh³Nh´Nubah}”(h]”h ]”jn  ah"]”h$]”h&]”Œlanguage”huh1ja  hjŒ  ubhŒ0
which has the same interleave configuration as ”…””}”(hjŒ  h²hh³Nh´Nubjb  )”}”(hŒ:code:`region0`”h]”hŒregion0”…””}”(hj¶  h²hh³Nh´Nubah}”(h]”h ]”jn  ah"]”h$]”h&]”Œlanguage”huh1ja  hjŒ  ubhŒ (shown later).”…””}”(hjŒ  h²hh³Nh´Nubeh}”(h]”h ]”h"]”h$]”h&]”uh1hÝh³hÇh´KshhÊh²hubhÞ)”}”(hŒ7Next we have the decoders belonging to the host bridge:”h]”hŒ7Next we have the decoders belonging to the host bridge:”…””}”(hjÏ  h²hh³Nh´Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÝh³hÇh´KvhhÊh²hubj‘  )”}”(hX×      "decoders:port1":[
        {
            "decoder":"decoder1.0",
            "resource":825975898112,
            "size":137438953472,
            "interleave_ways":1,
            "region":"region0",
            "nr_targets":1,
            "targets":[
                {
                    "target":"0000:d2:01.1",
                    "alias":"device:02",
                    "position":0,
                    "id":0
                }
            ]
        }
    ]
},”h]”hX×      "decoders:port1":[
        {
            "decoder":"decoder1.0",
            "resource":825975898112,
            "size":137438953472,
            "interleave_ways":1,
            "region":"region0",
            "nr_targets":1,
            "targets":[
                {
                    "target":"0000:d2:01.1",
                    "alias":"device:02",
                    "position":0,
                    "id":0
                }
            ]
        }
    ]
},”…””}”hjÝ  sbah}”(h]”h ]”h"]”h$]”h&]”hÅhÆuh1j  h³hÇh´KzhhÊh²hubhÞ)”}”(hŒ’Host Bridge :code:`port1` has a single decoder (:code:`decoder1.0`), whose only
target is :code:`dport1` - which is attached to :code:`endpoint5`.”h]”(hŒHost Bridge ”…””}”(hjë  h²hh³Nh´Nubjb  )”}”(hŒ:code:`port1`”h]”hŒport1”…””}”(hjó  h²hh³Nh´Nubah}”(h]”h ]”jn  ah"]”h$]”h&]”Œlanguage”huh1ja  hjë  ubhŒ has a single decoder (”…””}”(hjë  h²hh³Nh´Nubjb  )”}”(hŒ:code:`decoder1.0`”h]”hŒ
decoder1.0”…””}”(hj  h²hh³Nh´Nubah}”(h]”h ]”jn  ah"]”h$]”h&]”Œlanguage”huh1ja  hjë  ubhŒ), whose only
target is ”…””}”(hjë  h²hh³Nh´Nubjb  )”}”(hŒ:code:`dport1`”h]”hŒdport1”…””}”(hj  h²hh³Nh´Nubah}”(h]”h ]”jn  ah"]”h$]”h&]”Œlanguage”huh1ja  hjë  ubhŒ - which is attached to ”…””}”(hjë  h²hh³Nh´Nubjb  )”}”(hŒ:code:`endpoint5`”h]”hŒ	endpoint5”…””}”(hj,  h²hh³Nh´Nubah}”(h]”h ]”jn  ah"]”h$]”h&]”Œlanguage”huh1ja  hjë  ubhŒ.”…””}”(hjë  h²hh³Nh´Nubeh}”(h]”h ]”h"]”h$]”h&]”uh1hÝh³hÇh´KŽhhÊh²hubhÞ)”}”(hŒKThe next chunk shows the three CXL host bridges without attached endpoints.”h]”hŒKThe next chunk shows the three CXL host bridges without attached endpoints.”…””}”(hjE  h²hh³Nh´Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÝh³hÇh´K‘hhÊh²hubj‘  )”}”(hXŸ      {
        "port":"port2",
        "host":"pci0000:00",
        "depth":1,
        "nr_dports":2,
        "dports":[
            {
                "dport":"0000:00:01.3",
                "alias":"device:55",
                "id":2
            },
            {
                "dport":"0000:00:07.1",
                "alias":"device:5d",
                "id":113
            }
        ]
    },
    {
        "port":"port3",
        "host":"pci0000:a8",
        "depth":1,
        "nr_dports":1,
        "dports":[
            {
                "dport":"0000:a8:01.1",
                "alias":"device:c3",
                "id":0
            }
        ]
    },
    {
        "port":"port4",
        "host":"pci0000:2a",
        "depth":1,
        "nr_dports":1,
        "dports":[
            {
                "dport":"0000:2a:01.1",
                "alias":"device:d0",
                "id":0
            }
        ]
    }
],”h]”hXŸ      {
        "port":"port2",
        "host":"pci0000:00",
        "depth":1,
        "nr_dports":2,
        "dports":[
            {
                "dport":"0000:00:01.3",
                "alias":"device:55",
                "id":2
            },
            {
                "dport":"0000:00:07.1",
                "alias":"device:5d",
                "id":113
            }
        ]
    },
    {
        "port":"port3",
        "host":"pci0000:a8",
        "depth":1,
        "nr_dports":1,
        "dports":[
            {
                "dport":"0000:a8:01.1",
                "alias":"device:c3",
                "id":0
            }
        ]
    },
    {
        "port":"port4",
        "host":"pci0000:2a",
        "depth":1,
        "nr_dports":1,
        "dports":[
            {
                "dport":"0000:2a:01.1",
                "alias":"device:d0",
                "id":0
            }
        ]
    }
],”…””}”hjS  sbah}”(h]”h ]”h"]”h$]”h&]”hÅhÆuh1j  h³hÇh´K•hhÊh²hubhÞ)”}”(hŒžNext we have the `Root Decoders` belonging to :code:`root0`.  This root decoder
is a pass-through decoder because :code:`interleave_ways` is set to :code:`1`.”h]”(hŒNext we have the ”…””}”(hja  h²hh³Nh´Nubj©  )”}”(hŒ`Root Decoders`”h]”hŒRoot Decoders”…””}”(hji  h²hh³Nh´Nubah}”(h]”h ]”h"]”h$]”h&]”uh1j¨  hja  ubhŒ belonging to ”…””}”(hja  h²hh³Nh´Nubjb  )”}”(hŒ:code:`root0`”h]”hŒroot0”…””}”(hj{  h²hh³Nh´Nubah}”(h]”h ]”jn  ah"]”h$]”h&]”Œlanguage”huh1ja  hja  ubhŒ7.  This root decoder
is a pass-through decoder because ”…””}”(hja  h²hh³Nh´Nubjb  )”}”(hŒ:code:`interleave_ways`”h]”hŒinterleave_ways”…””}”(hjŽ  h²hh³Nh´Nubah}”(h]”h ]”jn  ah"]”h$]”h&]”Œlanguage”huh1ja  hja  ubhŒ is set to ”…””}”(hja  h²hh³Nh´Nubjb  )”}”(hŒ	:code:`1`”h]”hŒ1”…””}”(hj¡  h²hh³Nh´Nubah}”(h]”h ]”jn  ah"]”h$]”h&]”Œlanguage”huh1ja  hja  ubhŒ.”…””}”(hja  h²hh³Nh´Nubeh}”(h]”h ]”h"]”h$]”h&]”uh1hÝh³hÇh´KÃhhÊh²hubhÞ)”}”(hŒLThis information is generated by the CXL driver reading the ACPI CEDT CMFWS.”h]”hŒLThis information is generated by the CXL driver reading the ACPI CEDT CMFWS.”…””}”(hjº  h²hh³Nh´Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÝh³hÇh´KÆhhÊh²hubj‘  )”}”(hX¬  "decoders:root0":[
    {
        "decoder":"decoder0.0",
        "resource":825975898112,
        "size":137438953472,
        "interleave_ways":1,
        "max_available_extent":0,
        "volatile_capable":true,
        "nr_targets":1,
        "targets":[
            {
                "target":"pci0000:d2",
                "alias":"ACPI0016:00",
                "position":0,
                "id":5
            }
        ],”h]”hX¬  "decoders:root0":[
    {
        "decoder":"decoder0.0",
        "resource":825975898112,
        "size":137438953472,
        "interleave_ways":1,
        "max_available_extent":0,
        "volatile_capable":true,
        "nr_targets":1,
        "targets":[
            {
                "target":"pci0000:d2",
                "alias":"ACPI0016:00",
                "position":0,
                "id":5
            }
        ],”…””}”hjÈ  sbah}”(h]”h ]”h"]”h$]”h&]”hÅhÆuh1j  h³hÇh´KÊhhÊh²hubhÞ)”}”(hŒ¦Finally we have the `Memory Region` associated with the `Root Decoder`
:code:`decoder0.0`.  This region describes the discrete region associated
with the lone device.”h]”(hŒFinally we have the ”…””}”(hjÖ  h²hh³Nh´Nubj©  )”}”(hŒ`Memory Region`”h]”hŒMemory Region”…””}”(hjÞ  h²hh³Nh´Nubah}”(h]”h ]”h"]”h$]”h&]”uh1j¨  hjÖ  ubhŒ associated with the ”…””}”(hjÖ  h²hh³Nh´Nubj©  )”}”(hŒ`Root Decoder`”h]”hŒRoot Decoder”…””}”(hjð  h²hh³Nh´Nubah}”(h]”h ]”h"]”h$]”h&]”uh1j¨  hjÖ  ubhŒ
”…””}”(hjÖ  h²hh³Nh´Nubjb  )”}”(hŒ:code:`decoder0.0`”h]”hŒ
decoder0.0”…””}”(hj  h²hh³Nh´Nubah}”(h]”h ]”jn  ah"]”h$]”h&]”Œlanguage”huh1ja  hjÖ  ubhŒM.  This region describes the discrete region associated
with the lone device.”…””}”(hjÖ  h²hh³Nh´Nubeh}”(h]”h ]”h"]”h$]”h&]”uh1hÝh³hÇh´KÜhhÊh²hubj‘  )”}”(hX{                "regions:decoder0.0":[
                  {
                      "region":"region0",
                      "resource":825975898112,
                      "size":137438953472,
                      "type":"ram",
                      "interleave_ways":1,
                      "decode_state":"commit",
                      "mappings":[
                          {
                              "position":0,
                              "memdev":"mem0",
                              "decoder":"decoder5.0"
                          }
                      ]
                  }
              ]
          }
      ]
  }
]”h]”hX{                "regions:decoder0.0":[
                  {
                      "region":"region0",
                      "resource":825975898112,
                      "size":137438953472,
                      "type":"ram",
                      "interleave_ways":1,
                      "decode_state":"commit",
                      "mappings":[
                          {
                              "position":0,
                              "memdev":"mem0",
                              "decoder":"decoder5.0"
                          }
                      ]
                  }
              ]
          }
      ]
  }
]”…””}”hj  sbah}”(h]”h ]”h"]”h$]”h&]”hÅhÆuh1j  h³hÇh´KâhhÊh²hubeh}”(h]”Œsingle-device”ah ]”h"]”Œsingle device”ah$]”h&]”uh1hÈhhh²hh³hÇh´Kubeh}”(h]”h ]”h"]”h$]”h&]”Œsource”hÇuh1hŒcurrent_source”NŒcurrent_line”NŒsettings”Œdocutils.frontend”ŒValues”“”)”}”(hÍNŒ	generator”NŒ	datestamp”NŒsource_link”NŒ
source_url”NŒtoc_backlinks”Œentry”Œfootnote_backlinks”KŒsectnum_xform”KŒstrip_comments”NŒstrip_elements_with_classes”NŒstrip_classes”NŒreport_level”KŒ
halt_level”KŒexit_status_level”KŒdebug”NŒwarning_stream”NŒ	traceback”ˆŒinput_encoding”Œ	utf-8-sig”Œinput_encoding_error_handler”Œstrict”Œoutput_encoding”Œutf-8”Œoutput_encoding_error_handler”jT  Œerror_encoding”Œutf-8”Œerror_encoding_error_handler”Œbackslashreplace”Œlanguage_code”Œen”Œrecord_dependencies”NŒconfig”NŒ	id_prefix”hŒauto_id_prefix”Œid”Œdump_settings”NŒdump_internals”NŒdump_transforms”NŒdump_pseudo_xml”NŒexpose_internals”NŒstrict_visitor”NŒ_disable_config”NŒ_source”hÇŒ_destination”NŒ_config_files”]”Œ7/var/lib/git/docbuild/linux/Documentation/docutils.conf”aŒfile_insertion_enabled”ˆŒraw_enabled”KŒline_length_limit”M'Œpep_references”NŒpep_base_url”Œhttps://peps.python.org/”Œpep_file_url_template”Œpep-%04d”Œrfc_references”NŒrfc_base_url”Œ&https://datatracker.ietf.org/doc/html/”Œ	tab_width”KŒtrim_footnote_reference_space”‰Œsyntax_highlight”Œlong”Œsmart_quotes”ˆŒsmartquotes_locales”]”Œcharacter_level_inline_markup”‰Œdoctitle_xform”‰Œdocinfo_xform”KŒsectsubtitle_xform”‰Œimage_loading”Œlink”Œembed_stylesheet”‰Œcloak_email_addresses”ˆŒsection_self_link”‰Œenv”NubŒreporter”NŒindirect_targets”]”Œsubstitution_defs”}”Œsubstitution_names”}”Œrefnames”}”Œrefids”}”Œnameids”}”j.  j+  sŒ	nametypes”}”j.  ‰sh}”j+  hÊsŒfootnote_refs”}”Œcitation_refs”}”Œautofootnotes”]”Œautofootnote_refs”]”Œsymbol_footnotes”]”Œsymbol_footnote_refs”]”Œ	footnotes”]”Œ	citations”]”Œautofootnote_start”KŒsymbol_footnote_start”K Œ
id_counter”Œcollections”ŒCounter”“”}”…”R”Œparse_messages”]”Œtransform_messages”]”Œtransformer”NŒinclude_log”]”Œ
decoration”Nh²hub.