€•"©      Œsphinx.addnodes”Œdocument”“”)”}”(Œ	rawsource”Œ ”Œchildren”]”(Œtranslations”ŒLanguagesNode”“”)”}”(hhh]”(h Œpending_xref”“”)”}”(hhh]”Œdocutils.nodes”ŒText”“”ŒChinese (Simplified)”…””}”Œparent”hsbaŒ
attributes”}”(Œids”]”Œclasses”]”Œnames”]”Œdupnames”]”Œbackrefs”]”Œ	refdomain”Œstd”Œreftype”Œdoc”Œ	reftarget”Œ /translations/zh_CN/arch/x86/sva”Œmodname”NŒ	classname”NŒrefexplicit”ˆuŒtagname”hhhubh)”}”(hhh]”hŒChinese (Traditional)”…””}”hh2sbah}”(h]”h ]”h"]”h$]”h&]”Œ	refdomain”h)Œreftype”h+Œ	reftarget”Œ /translations/zh_TW/arch/x86/sva”Œmodname”NŒ	classname”NŒrefexplicit”ˆuh1hhhubh)”}”(hhh]”hŒItalian”…””}”hhFsbah}”(h]”h ]”h"]”h$]”h&]”Œ	refdomain”h)Œreftype”h+Œ	reftarget”Œ /translations/it_IT/arch/x86/sva”Œmodname”NŒ	classname”NŒrefexplicit”ˆuh1hhhubh)”}”(hhh]”hŒJapanese”…””}”hhZsbah}”(h]”h ]”h"]”h$]”h&]”Œ	refdomain”h)Œreftype”h+Œ	reftarget”Œ /translations/ja_JP/arch/x86/sva”Œmodname”NŒ	classname”NŒrefexplicit”ˆuh1hhhubh)”}”(hhh]”hŒKorean”…””}”hhnsbah}”(h]”h ]”h"]”h$]”h&]”Œ	refdomain”h)Œreftype”h+Œ	reftarget”Œ /translations/ko_KR/arch/x86/sva”Œmodname”NŒ	classname”NŒrefexplicit”ˆuh1hhhubh)”}”(hhh]”hŒSpanish”…””}”hh‚sbah}”(h]”h ]”h"]”h$]”h&]”Œ	refdomain”h)Œreftype”h+Œ	reftarget”Œ /translations/sp_SP/arch/x86/sva”Œmodname”NŒ	classname”NŒrefexplicit”ˆuh1hhhubeh}”(h]”h ]”h"]”h$]”h&]”Œcurrent_language”ŒEnglish”uh1h
hhŒ	_document”hŒsource”NŒline”NubhŒcomment”“”)”}”(hŒ SPDX-License-Identifier: GPL-2.0”h]”hŒ SPDX-License-Identifier: GPL-2.0”…””}”hh£sbah}”(h]”h ]”h"]”h$]”h&]”Œ	xml:space”Œpreserve”uh1h¡hhhžhhŸŒ:/var/lib/git/docbuild/linux/Documentation/arch/x86/sva.rst”h KubhŒsection”“”)”}”(hhh]”(hŒtitle”“”)”}”(hŒ+Shared Virtual Addressing (SVA) with ENQCMD”h]”hŒ+Shared Virtual Addressing (SVA) with ENQCMD”…””}”(hh»hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1h¹hh¶hžhhŸh³h Kubhµ)”}”(hhh]”(hº)”}”(hŒ
Background”h]”hŒ
Background”…””}”(hhÌhžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1h¹hhÉhžhhŸh³h KubhŒ	paragraph”“”)”}”(hŒêShared Virtual Addressing (SVA) allows the processor and device to use the
same virtual addresses avoiding the need for software to translate virtual
addresses to physical addresses. SVA is what PCIe calls Shared Virtual
Memory (SVM).”h]”hŒêShared Virtual Addressing (SVA) allows the processor and device to use the
same virtual addresses avoiding the need for software to translate virtual
addresses to physical addresses. SVA is what PCIe calls Shared Virtual
Memory (SVM).”…””}”(hhÜhžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h K
hhÉhžhubhÛ)”}”(hX‡  In addition to the convenience of using application virtual addresses
by the device, it also doesn't require pinning pages for DMA.
PCIe Address Translation Services (ATS) along with Page Request Interface
(PRI) allow devices to function much the same way as the CPU handling
application page-faults. For more information please refer to the PCIe
specification Chapter 10: ATS Specification.”h]”hX‰  In addition to the convenience of using application virtual addresses
by the device, it also doesnâ€™t require pinning pages for DMA.
PCIe Address Translation Services (ATS) along with Page Request Interface
(PRI) allow devices to function much the same way as the CPU handling
application page-faults. For more information please refer to the PCIe
specification Chapter 10: ATS Specification.”…””}”(hhêhžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h KhhÉhžhubhÛ)”}”(hX  Use of SVA requires IOMMU support in the platform. IOMMU is also
required to support the PCIe features ATS and PRI. ATS allows devices
to cache translations for virtual addresses. The IOMMU driver uses the
mmu_notifier() support to keep the device TLB cache and the CPU cache in
sync. When an ATS lookup fails for a virtual address, the device should
use the PRI in order to request the virtual address to be paged into the
CPU page tables. The device must use ATS again in order to fetch the
translation before use.”h]”hX  Use of SVA requires IOMMU support in the platform. IOMMU is also
required to support the PCIe features ATS and PRI. ATS allows devices
to cache translations for virtual addresses. The IOMMU driver uses the
mmu_notifier() support to keep the device TLB cache and the CPU cache in
sync. When an ATS lookup fails for a virtual address, the device should
use the PRI in order to request the virtual address to be paged into the
CPU page tables. The device must use ATS again in order to fetch the
translation before use.”…””}”(hhøhžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h KhhÉhžhubeh}”(h]”Œ
background”ah ]”h"]”Œ
background”ah$]”h&]”uh1h´hh¶hžhhŸh³h Kubhµ)”}”(hhh]”(hº)”}”(hŒShared Hardware Workqueues”h]”hŒShared Hardware Workqueues”…””}”(hj  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1h¹hj  hžhhŸh³h K ubhÛ)”}”(hXì  Unlike Single Root I/O Virtualization (SR-IOV), Scalable IOV (SIOV) permits
the use of Shared Work Queues (SWQ) by both applications and Virtual
Machines (VM's). This allows better hardware utilization vs. hard
partitioning resources that could result in under utilization. In order to
allow the hardware to distinguish the context for which work is being
executed in the hardware by SWQ interface, SIOV uses Process Address Space
ID (PASID), which is a 20-bit number defined by the PCIe SIG.”h]”hXî  Unlike Single Root I/O Virtualization (SR-IOV), Scalable IOV (SIOV) permits
the use of Shared Work Queues (SWQ) by both applications and Virtual
Machines (VMâ€™s). This allows better hardware utilization vs. hard
partitioning resources that could result in under utilization. In order to
allow the hardware to distinguish the context for which work is being
executed in the hardware by SWQ interface, SIOV uses Process Address Space
ID (PASID), which is a 20-bit number defined by the PCIe SIG.”…””}”(hj  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h K"hj  hžhubhÛ)”}”(hŒÓPASID value is encoded in all transactions from the device. This allows the
IOMMU to track I/O on a per-PASID granularity in addition to using the PCIe
Resource Identifier (RID) which is the Bus/Device/Function.”h]”hŒÓPASID value is encoded in all transactions from the device. This allows the
IOMMU to track I/O on a per-PASID granularity in addition to using the PCIe
Resource Identifier (RID) which is the Bus/Device/Function.”…””}”(hj-  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h K*hj  hžhubeh}”(h]”Œshared-hardware-workqueues”ah ]”h"]”Œshared hardware workqueues”ah$]”h&]”uh1h´hh¶hžhhŸh³h K ubhµ)”}”(hhh]”(hº)”}”(hŒENQCMD”h]”hŒENQCMD”…””}”(hjF  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1h¹hjC  hžhhŸh³h K0ubhÛ)”}”(hX*  ENQCMD is a new instruction on Intel platforms that atomically submits a
work descriptor to a device. The descriptor includes the operation to be
performed, virtual addresses of all parameters, virtual address of a completion
record, and the PASID (process address space ID) of the current process.”h]”hX*  ENQCMD is a new instruction on Intel platforms that atomically submits a
work descriptor to a device. The descriptor includes the operation to be
performed, virtual addresses of all parameters, virtual address of a completion
record, and the PASID (process address space ID) of the current process.”…””}”(hjT  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h K2hjC  hžhubhÛ)”}”(hX  ENQCMD works with non-posted semantics and carries a status back if the
command was accepted by hardware. This allows the submitter to know if the
submission needs to be retried or other device specific mechanisms to
implement fairness or ensure forward progress should be provided.”h]”hX  ENQCMD works with non-posted semantics and carries a status back if the
command was accepted by hardware. This allows the submitter to know if the
submission needs to be retried or other device specific mechanisms to
implement fairness or ensure forward progress should be provided.”…””}”(hjb  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h K7hjC  hžhubhÛ)”}”(hŒÂENQCMD is the glue that ensures applications can directly submit commands
to the hardware and also permits hardware to be aware of application context
to perform I/O operations via use of PASID.”h]”hŒÂENQCMD is the glue that ensures applications can directly submit commands
to the hardware and also permits hardware to be aware of application context
to perform I/O operations via use of PASID.”…””}”(hjp  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h K<hjC  hžhubeh}”(h]”Œenqcmd”ah ]”h"]”Œenqcmd”ah$]”h&]”uh1h´hh¶hžhhŸh³h K0ubhµ)”}”(hhh]”(hº)”}”(hŒProcess Address Space Tagging”h]”hŒProcess Address Space Tagging”…””}”(hj‰  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1h¹hj†  hžhhŸh³h KAubhÛ)”}”(hXK  A new thread-scoped MSR (IA32_PASID) provides the connection between
user processes and the rest of the hardware. When an application first
accesses an SVA-capable device, this MSR is initialized with a newly
allocated PASID. The driver for the device calls an IOMMU-specific API
that sets up the routing for DMA and page-requests.”h]”hXK  A new thread-scoped MSR (IA32_PASID) provides the connection between
user processes and the rest of the hardware. When an application first
accesses an SVA-capable device, this MSR is initialized with a newly
allocated PASID. The driver for the device calls an IOMMU-specific API
that sets up the routing for DMA and page-requests.”…””}”(hj—  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h KChj†  hžhubhÛ)”}”(hŒrFor example, the Intel Data Streaming Accelerator (DSA) uses
iommu_sva_bind_device(), which will do the following:”h]”hŒrFor example, the Intel Data Streaming Accelerator (DSA) uses
iommu_sva_bind_device(), which will do the following:”…””}”(hj¥  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h KIhj†  hžhubhŒbullet_list”“”)”}”(hhh]”(hŒ	list_item”“”)”}”(hŒdAllocate the PASID, and program the process page-table (%cr3 register) in the
PASID context entries.”h]”hÛ)”}”(hŒdAllocate the PASID, and program the process page-table (%cr3 register) in the
PASID context entries.”h]”hŒdAllocate the PASID, and program the process page-table (%cr3 register) in the
PASID context entries.”…””}”(hj¾  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h KLhjº  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j¸  hjµ  hžhhŸh³h Nubj¹  )”}”(hXØ  Register for mmu_notifier() to track any page-table invalidations to keep
the device TLB in sync. For example, when a page-table entry is invalidated,
the IOMMU propagates the invalidation to the device TLB. This will force any
future access by the device to this virtual address to participate in
ATS. If the IOMMU responds with proper response that a page is not
present, the device would request the page to be paged in via the PCIe PRI
protocol before performing I/O.
”h]”hÛ)”}”(hX×  Register for mmu_notifier() to track any page-table invalidations to keep
the device TLB in sync. For example, when a page-table entry is invalidated,
the IOMMU propagates the invalidation to the device TLB. This will force any
future access by the device to this virtual address to participate in
ATS. If the IOMMU responds with proper response that a page is not
present, the device would request the page to be paged in via the PCIe PRI
protocol before performing I/O.”h]”hX×  Register for mmu_notifier() to track any page-table invalidations to keep
the device TLB in sync. For example, when a page-table entry is invalidated,
the IOMMU propagates the invalidation to the device TLB. This will force any
future access by the device to this virtual address to participate in
ATS. If the IOMMU responds with proper response that a page is not
present, the device would request the page to be paged in via the PCIe PRI
protocol before performing I/O.”…””}”(hjÖ  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h KNhjÒ  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j¸  hjµ  hžhhŸh³h Nubeh}”(h]”h ]”h"]”h$]”h&]”Œbullet”Œ-”uh1j³  hŸh³h KLhj†  hžhubhÛ)”}”(hŒxThis MSR is managed with the XSAVE feature set as "supervisor state" to
ensure the MSR is updated during context switch.”h]”hŒ|This MSR is managed with the XSAVE feature set as â€œsupervisor stateâ€ to
ensure the MSR is updated during context switch.”…””}”(hjò  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h KVhj†  hžhubeh}”(h]”Œprocess-address-space-tagging”ah ]”h"]”Œprocess address space tagging”ah$]”h&]”uh1h´hh¶hžhhŸh³h KAubhµ)”}”(hhh]”(hº)”}”(hŒPASID Management”h]”hŒPASID Management”…””}”(hj  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1h¹hj  hžhhŸh³h KZubhÛ)”}”(hXº  The kernel must allocate a PASID on behalf of each process which will use
ENQCMD and program it into the new MSR to communicate the process identity to
platform hardware.  ENQCMD uses the PASID stored in this MSR to tag requests
from this process.  When a user submits a work descriptor to a device using the
ENQCMD instruction, the PASID field in the descriptor is auto-filled with the
value from MSR_IA32_PASID. Requests for DMA from the device are also tagged
with the same PASID. The platform IOMMU uses the PASID in the transaction to
perform address translation. The IOMMU APIs setup the corresponding PASID
entry in IOMMU with the process address used by the CPU (e.g. %cr3 register in
x86).”h]”hXº  The kernel must allocate a PASID on behalf of each process which will use
ENQCMD and program it into the new MSR to communicate the process identity to
platform hardware.  ENQCMD uses the PASID stored in this MSR to tag requests
from this process.  When a user submits a work descriptor to a device using the
ENQCMD instruction, the PASID field in the descriptor is auto-filled with the
value from MSR_IA32_PASID. Requests for DMA from the device are also tagged
with the same PASID. The platform IOMMU uses the PASID in the transaction to
perform address translation. The IOMMU APIs setup the corresponding PASID
entry in IOMMU with the process address used by the CPU (e.g. %cr3 register in
x86).”…””}”(hj  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h K\hj  hžhubhÛ)”}”(hŒÅThe MSR must be configured on each logical CPU before any application
thread can interact with a device. Threads that belong to the same
process share the same page tables, thus the same MSR value.”h]”hŒÅThe MSR must be configured on each logical CPU before any application
thread can interact with a device. Threads that belong to the same
process share the same page tables, thus the same MSR value.”…””}”(hj'  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Kghj  hžhubeh}”(h]”Œpasid-management”ah ]”h"]”Œpasid management”ah$]”h&]”uh1h´hh¶hžhhŸh³h KZubhµ)”}”(hhh]”(hº)”}”(hŒPASID Life Cycle Management”h]”hŒPASID Life Cycle Management”…””}”(hj@  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1h¹hj=  hžhhŸh³h KlubhÛ)”}”(hŒKPASID is initialized as IOMMU_PASID_INVALID (-1) when a process is created.”h]”hŒKPASID is initialized as IOMMU_PASID_INVALID (-1) when a process is created.”…””}”(hjN  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Knhj=  hžhubhÛ)”}”(hX  Only processes that access SVA-capable devices need to have a PASID
allocated. This allocation happens when a process opens/binds an SVA-capable
device but finds no PASID for this process. Subsequent binds of the same, or
other devices will share the same PASID.”h]”hX  Only processes that access SVA-capable devices need to have a PASID
allocated. This allocation happens when a process opens/binds an SVA-capable
device but finds no PASID for this process. Subsequent binds of the same, or
other devices will share the same PASID.”…””}”(hj\  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Kphj=  hžhubhÛ)”}”(hŒòAlthough the PASID is allocated to the process by opening a device,
it is not active in any of the threads of that process. It's loaded to the
IA32_PASID MSR lazily when a thread tries to submit a work descriptor
to a device using the ENQCMD.”h]”hŒôAlthough the PASID is allocated to the process by opening a device,
it is not active in any of the threads of that process. Itâ€™s loaded to the
IA32_PASID MSR lazily when a thread tries to submit a work descriptor
to a device using the ENQCMD.”…””}”(hjj  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Kuhj=  hžhubhÛ)”}”(hXU  That first access will trigger a #GP fault because the IA32_PASID MSR
has not been initialized with the PASID value assigned to the process
when the device was opened. The Linux #GP handler notes that a PASID has
been allocated for the process, and so initializes the IA32_PASID MSR
and returns so that the ENQCMD instruction is re-executed.”h]”hXU  That first access will trigger a #GP fault because the IA32_PASID MSR
has not been initialized with the PASID value assigned to the process
when the device was opened. The Linux #GP handler notes that a PASID has
been allocated for the process, and so initializes the IA32_PASID MSR
and returns so that the ENQCMD instruction is re-executed.”…””}”(hjx  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Kzhj=  hžhubhÛ)”}”(hŒŽOn fork(2) or exec(2) the PASID is removed from the process as it no
longer has the same address space that it had when the device was opened.”h]”hŒŽOn fork(2) or exec(2) the PASID is removed from the process as it no
longer has the same address space that it had when the device was opened.”…””}”(hj†  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h K€hj=  hžhubhÛ)”}”(hX:  On clone(2) the new task shares the same address space, so will be
able to use the PASID allocated to the process. The IA32_PASID is not
preemptively initialized as the PASID value might not be allocated yet or
the kernel does not know whether this thread is going to access the device
and the cleared IA32_PASID MSR reduces context switch overhead by xstate
init optimization. Since #GP faults have to be handled on any threads that
were created before the PASID was assigned to the mm of the process, newly
created threads might as well be treated in a consistent way.”h]”hX:  On clone(2) the new task shares the same address space, so will be
able to use the PASID allocated to the process. The IA32_PASID is not
preemptively initialized as the PASID value might not be allocated yet or
the kernel does not know whether this thread is going to access the device
and the cleared IA32_PASID MSR reduces context switch overhead by xstate
init optimization. Since #GP faults have to be handled on any threads that
were created before the PASID was assigned to the mm of the process, newly
created threads might as well be treated in a consistent way.”…””}”(hj”  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Kƒhj=  hžhubhÛ)”}”(hŒˆDue to complexity of freeing the PASID and clearing all IA32_PASID MSRs in
all threads in unbind, free the PASID lazily only on mm exit.”h]”hŒˆDue to complexity of freeing the PASID and clearing all IA32_PASID MSRs in
all threads in unbind, free the PASID lazily only on mm exit.”…””}”(hj¢  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h KŒhj=  hžhubhÛ)”}”(hXP  If a process does a close(2) of the device file descriptor and munmap(2)
of the device MMIO portal, then the driver will unbind the device. The
PASID is still marked VALID in the PASID_MSR for any threads in the
process that accessed the device. But this is harmless as without the
MMIO portal they cannot submit new work to the device.”h]”hXP  If a process does a close(2) of the device file descriptor and munmap(2)
of the device MMIO portal, then the driver will unbind the device. The
PASID is still marked VALID in the PASID_MSR for any threads in the
process that accessed the device. But this is harmless as without the
MMIO portal they cannot submit new work to the device.”…””}”(hj°  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Khj=  hžhubeh}”(h]”Œpasid-life-cycle-management”ah ]”h"]”Œpasid life cycle management”ah$]”h&]”uh1h´hh¶hžhhŸh³h Klubhµ)”}”(hhh]”(hº)”}”(hŒRelationships”h]”hŒRelationships”…””}”(hjÉ  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1h¹hjÆ  hžhhŸh³h K–ubhŒblock_quote”“”)”}”(hX  * Each process has many threads, but only one PASID.
* Devices have a limited number (~10's to 1000's) of hardware workqueues.
  The device driver manages allocating hardware workqueues.
* A single mmap() maps a single hardware workqueue as a "portal" and
  each portal maps down to a single workqueue.
* For each device with which a process interacts, there must be
  one or more mmap()'d portals.
* Many threads within a process can share a single portal to access
  a single device.
* Multiple processes can separately mmap() the same portal, in
  which case they still share one device hardware workqueue.
* The single process-wide PASID is used by all threads to interact
  with all devices.  There is not, for instance, a PASID for each
  thread or each thread<->device pair.
”h]”j´  )”}”(hhh]”(j¹  )”}”(hŒ2Each process has many threads, but only one PASID.”h]”hÛ)”}”(hjâ  h]”hŒ2Each process has many threads, but only one PASID.”…””}”(hjä  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h K˜hjà  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j¸  hjÝ  ubj¹  )”}”(hŒDevices have a limited number (~10's to 1000's) of hardware workqueues.
The device driver manages allocating hardware workqueues.”h]”hÛ)”}”(hŒDevices have a limited number (~10's to 1000's) of hardware workqueues.
The device driver manages allocating hardware workqueues.”h]”hŒ…Devices have a limited number (~10â€™s to 1000â€™s) of hardware workqueues.
The device driver manages allocating hardware workqueues.”…””}”(hjû  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h K™hj÷  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j¸  hjÝ  ubj¹  )”}”(hŒoA single mmap() maps a single hardware workqueue as a "portal" and
each portal maps down to a single workqueue.”h]”hÛ)”}”(hŒoA single mmap() maps a single hardware workqueue as a "portal" and
each portal maps down to a single workqueue.”h]”hŒsA single mmap() maps a single hardware workqueue as a â€œportalâ€ and
each portal maps down to a single workqueue.”…””}”(hj  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h K›hj  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j¸  hjÝ  ubj¹  )”}”(hŒ[For each device with which a process interacts, there must be
one or more mmap()'d portals.”h]”hÛ)”}”(hŒ[For each device with which a process interacts, there must be
one or more mmap()'d portals.”h]”hŒ]For each device with which a process interacts, there must be
one or more mmap()â€™d portals.”…””}”(hj+  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Khj'  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j¸  hjÝ  ubj¹  )”}”(hŒRMany threads within a process can share a single portal to access
a single device.”h]”hÛ)”}”(hŒRMany threads within a process can share a single portal to access
a single device.”h]”hŒRMany threads within a process can share a single portal to access
a single device.”…””}”(hjC  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h KŸhj?  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j¸  hjÝ  ubj¹  )”}”(hŒwMultiple processes can separately mmap() the same portal, in
which case they still share one device hardware workqueue.”h]”hÛ)”}”(hŒwMultiple processes can separately mmap() the same portal, in
which case they still share one device hardware workqueue.”h]”hŒwMultiple processes can separately mmap() the same portal, in
which case they still share one device hardware workqueue.”…””}”(hj[  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h K¡hjW  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j¸  hjÝ  ubj¹  )”}”(hŒ¦The single process-wide PASID is used by all threads to interact
with all devices.  There is not, for instance, a PASID for each
thread or each thread<->device pair.
”h]”hÛ)”}”(hŒ¥The single process-wide PASID is used by all threads to interact
with all devices.  There is not, for instance, a PASID for each
thread or each thread<->device pair.”h]”hŒ¥The single process-wide PASID is used by all threads to interact
with all devices.  There is not, for instance, a PASID for each
thread or each thread<->device pair.”…””}”(hjs  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h K£hjo  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j¸  hjÝ  ubeh}”(h]”h ]”h"]”h$]”h&]”jð  Œ*”uh1j³  hŸh³h K˜hjÙ  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j×  hŸh³h K˜hjÆ  hžhubeh}”(h]”Œrelationships”ah ]”h"]”Œrelationships”ah$]”h&]”uh1h´hh¶hžhhŸh³h K–ubhµ)”}”(hhh]”(hº)”}”(hŒFAQ”h]”hŒFAQ”…””}”(hjŸ  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1h¹hjœ  hžhhŸh³h K¨ubj´  )”}”(hhh]”j¹  )”}”(hŒWhat is SVA/SVM?
”h]”hÛ)”}”(hŒWhat is SVA/SVM?”h]”hŒWhat is SVA/SVM?”…””}”(hj´  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Kªhj°  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j¸  hj­  hžhhŸh³h Nubah}”(h]”h ]”h"]”h$]”h&]”jð  j  uh1j³  hŸh³h Kªhjœ  hžhubhÛ)”}”(hX5  Shared Virtual Addressing (SVA) permits I/O hardware and the processor to
work in the same address space, i.e., to share it. Some call it Shared
Virtual Memory (SVM), but Linux community wanted to avoid confusing it with
POSIX Shared Memory and Secure Virtual Machines which were terms already in
circulation.”h]”hX5  Shared Virtual Addressing (SVA) permits I/O hardware and the processor to
work in the same address space, i.e., to share it. Some call it Shared
Virtual Memory (SVM), but Linux community wanted to avoid confusing it with
POSIX Shared Memory and Secure Virtual Machines which were terms already in
circulation.”…””}”(hjÎ  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h K¬hjœ  hžhubj´  )”}”(hhh]”j¹  )”}”(hŒWhat is a PASID?
”h]”hÛ)”}”(hŒWhat is a PASID?”h]”hŒWhat is a PASID?”…””}”(hjã  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h K²hjß  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j¸  hjÜ  hžhhŸh³h Nubah}”(h]”h ]”h"]”h$]”h&]”jð  j  uh1j³  hŸh³h K²hjœ  hžhubhÛ)”}”(hŒâA Process Address Space ID (PASID) is a PCIe-defined Transaction Layer Packet
(TLP) prefix. A PASID is a 20-bit number allocated and managed by the OS.
PASID is included in all transactions between the platform and the device.”h]”hŒâA Process Address Space ID (PASID) is a PCIe-defined Transaction Layer Packet
(TLP) prefix. A PASID is a 20-bit number allocated and managed by the OS.
PASID is included in all transactions between the platform and the device.”…””}”(hjý  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h K´hjœ  hžhubj´  )”}”(hhh]”j¹  )”}”(hŒ%How are shared workqueues different?
”h]”hÛ)”}”(hŒ$How are shared workqueues different?”h]”hŒ$How are shared workqueues different?”…””}”(hj  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h K¸hj  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j¸  hj  hžhhŸh³h Nubah}”(h]”h ]”h"]”h$]”h&]”jð  j  uh1j³  hŸh³h K¸hjœ  hžhubhÛ)”}”(hX–  Traditionally, in order for userspace applications to interact with hardware,
there is a separate hardware instance required per process. For example,
consider doorbells as a mechanism of informing hardware about work to process.
Each doorbell is required to be spaced 4k (or page-size) apart for process
isolation. This requires hardware to provision that space and reserve it in
MMIO. This doesn't scale as the number of threads becomes quite large. The
hardware also manages the queue depth for Shared Work Queues (SWQ), and
consumers don't need to track queue depth. If there is no space to accept
a command, the device will return an error indicating retry.”h]”hXš  Traditionally, in order for userspace applications to interact with hardware,
there is a separate hardware instance required per process. For example,
consider doorbells as a mechanism of informing hardware about work to process.
Each doorbell is required to be spaced 4k (or page-size) apart for process
isolation. This requires hardware to provision that space and reserve it in
MMIO. This doesnâ€™t scale as the number of threads becomes quite large. The
hardware also manages the queue depth for Shared Work Queues (SWQ), and
consumers donâ€™t need to track queue depth. If there is no space to accept
a command, the device will return an error indicating retry.”…””}”(hj,  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Kºhjœ  hžhubhÛ)”}”(hX  A user should check Deferrable Memory Write (DMWr) capability on the device
and only submits ENQCMD when the device supports it. In the new DMWr PCIe
terminology, devices need to support DMWr completer capability. In addition,
it requires all switch ports to support DMWr routing and must be enabled by
the PCIe subsystem, much like how PCIe atomic operations are managed for
instance.”h]”hX  A user should check Deferrable Memory Write (DMWr) capability on the device
and only submits ENQCMD when the device supports it. In the new DMWr PCIe
terminology, devices need to support DMWr completer capability. In addition,
it requires all switch ports to support DMWr routing and must be enabled by
the PCIe subsystem, much like how PCIe atomic operations are managed for
instance.”…””}”(hj:  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h KÄhjœ  hžhubhÛ)”}”(hX  SWQ allows hardware to provision just a single address in the device. When
used with ENQCMD to submit work, the device can distinguish the process
submitting the work since it will include the PASID assigned to that
process. This helps the device scale to a large number of processes.”h]”hX  SWQ allows hardware to provision just a single address in the device. When
used with ENQCMD to submit work, the device can distinguish the process
submitting the work since it will include the PASID assigned to that
process. This helps the device scale to a large number of processes.”…””}”(hjH  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h KËhjœ  hžhubj´  )”}”(hhh]”j¹  )”}”(hŒ0Is this the same as a user space device driver?
”h]”hÛ)”}”(hŒ/Is this the same as a user space device driver?”h]”hŒ/Is this the same as a user space device driver?”…””}”(hj]  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h KÐhjY  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j¸  hjV  hžhhŸh³h Nubah}”(h]”h ]”h"]”h$]”h&]”jð  j  uh1j³  hŸh³h KÐhjœ  hžhubhÛ)”}”(hŒûCommunicating with the device via the shared workqueue is much simpler
than a full blown user space driver. The kernel driver does all the
initialization of the hardware. User space only needs to worry about
submitting work and processing completions.”h]”hŒûCommunicating with the device via the shared workqueue is much simpler
than a full blown user space driver. The kernel driver does all the
initialization of the hardware. User space only needs to worry about
submitting work and processing completions.”…””}”(hjw  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h KÒhjœ  hžhubj´  )”}”(hhh]”j¹  )”}”(hŒIs this the same as SR-IOV?
”h]”hÛ)”}”(hŒIs this the same as SR-IOV?”h]”hŒIs this the same as SR-IOV?”…””}”(hjŒ  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h K×hjˆ  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j¸  hj…  hžhhŸh³h Nubah}”(h]”h ]”h"]”h$]”h&]”jð  j  uh1j³  hŸh³h K×hjœ  hžhubhÛ)”}”(hXh  Single Root I/O Virtualization (SR-IOV) focuses on providing independent
hardware interfaces for virtualizing hardware. Hence, it's required to be
an almost fully functional interface to software supporting the traditional
BARs, space for interrupts via MSI-X, its own register layout.
Virtual Functions (VFs) are assisted by the Physical Function (PF)
driver.”h]”hXj  Single Root I/O Virtualization (SR-IOV) focuses on providing independent
hardware interfaces for virtualizing hardware. Hence, itâ€™s required to be
an almost fully functional interface to software supporting the traditional
BARs, space for interrupts via MSI-X, its own register layout.
Virtual Functions (VFs) are assisted by the Physical Function (PF)
driver.”…””}”(hj¦  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h KÙhjœ  hžhubhÛ)”}”(hXÓ  Scalable I/O Virtualization builds on the PASID concept to create device
instances for virtualization. SIOV requires host software to assist in
creating virtual devices; each virtual device is represented by a PASID
along with the bus/device/function of the device.  This allows device
hardware to optimize device resource creation and can grow dynamically on
demand. SR-IOV creation and management is very static in nature. Consult
references below for more details.”h]”hXÓ  Scalable I/O Virtualization builds on the PASID concept to create device
instances for virtualization. SIOV requires host software to assist in
creating virtual devices; each virtual device is represented by a PASID
along with the bus/device/function of the device.  This allows device
hardware to optimize device resource creation and can grow dynamically on
demand. SR-IOV creation and management is very static in nature. Consult
references below for more details.”…””}”(hj´  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Kàhjœ  hžhubj´  )”}”(hhh]”j¹  )”}”(hŒ5Why not just create a virtual function for each app?
”h]”hÛ)”}”(hŒ4Why not just create a virtual function for each app?”h]”hŒ4Why not just create a virtual function for each app?”…””}”(hjÉ  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h KèhjÅ  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j¸  hjÂ  hžhhŸh³h Nubah}”(h]”h ]”h"]”h$]”h&]”jð  j  uh1j³  hŸh³h Kèhjœ  hžhubhÛ)”}”(hXe  Creating PCIe SR-IOV type Virtual Functions (VF) is expensive. VFs require
duplicated hardware for PCI config space and interrupts such as MSI-X.
Resources such as interrupts have to be hard partitioned between VFs at
creation time, and cannot scale dynamically on demand. The VFs are not
completely independent from the Physical Function (PF). Most VFs require
some communication and assistance from the PF driver. SIOV, in contrast,
creates a software-defined device where all the configuration and control
aspects are mediated via the slow path. The work submission and completion
happen without any mediation.”h]”hXe  Creating PCIe SR-IOV type Virtual Functions (VF) is expensive. VFs require
duplicated hardware for PCI config space and interrupts such as MSI-X.
Resources such as interrupts have to be hard partitioned between VFs at
creation time, and cannot scale dynamically on demand. The VFs are not
completely independent from the Physical Function (PF). Most VFs require
some communication and assistance from the PF driver. SIOV, in contrast,
creates a software-defined device where all the configuration and control
aspects are mediated via the slow path. The work submission and completion
happen without any mediation.”…””}”(hjã  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Kêhjœ  hžhubj´  )”}”(hhh]”j¹  )”}”(hŒ"Does this support virtualization?
”h]”hÛ)”}”(hŒ!Does this support virtualization?”h]”hŒ!Does this support virtualization?”…””}”(hjø  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Kôhjô  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j¸  hjñ  hžhhŸh³h Nubah}”(h]”h ]”h"]”h$]”h&]”jð  j  uh1j³  hŸh³h Kôhjœ  hžhubhÛ)”}”(hŒßENQCMD can be used from within a guest VM. In these cases, the VMM helps
with setting up a translation table to translate from Guest PASID to Host
PASID. Please consult the ENQCMD instruction set reference for more
details.”h]”hŒßENQCMD can be used from within a guest VM. In these cases, the VMM helps
with setting up a translation table to translate from Guest PASID to Host
PASID. Please consult the ENQCMD instruction set reference for more
details.”…””}”(hj  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Köhjœ  hžhubj´  )”}”(hhh]”j¹  )”}”(hŒDoes memory need to be pinned?
”h]”hÛ)”}”(hŒDoes memory need to be pinned?”h]”hŒDoes memory need to be pinned?”…””}”(hj'  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Kûhj#  ubah}”(h]”h ]”h"]”h$]”h&]”uh1j¸  hj   hžhhŸh³h Nubah}”(h]”h ]”h"]”h$]”h&]”jð  j  uh1j³  hŸh³h Kûhjœ  hžhubhÛ)”}”(hŒ÷When devices support SVA along with platform hardware such as IOMMU
supporting such devices, there is no need to pin memory for DMA purposes.
Devices that support SVA also support other PCIe features that remove the
pinning requirement for memory.”h]”hŒ÷When devices support SVA along with platform hardware such as IOMMU
supporting such devices, there is no need to pin memory for DMA purposes.
Devices that support SVA also support other PCIe features that remove the
pinning requirement for memory.”…””}”(hjA  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Kýhjœ  hžhubhÛ)”}”(hŒîDevice TLB support - Device requests the IOMMU to lookup an address before
use via Address Translation Service (ATS) requests.  If the mapping exists
but there is no page allocated by the OS, IOMMU hardware returns that no
mapping exists.”h]”hŒîDevice TLB support - Device requests the IOMMU to lookup an address before
use via Address Translation Service (ATS) requests.  If the mapping exists
but there is no page allocated by the OS, IOMMU hardware returns that no
mapping exists.”…””}”(hjO  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Mhjœ  hžhubhÛ)”}”(hŒíDevice requests the virtual address to be mapped via Page Request
Interface (PRI). Once the OS has successfully completed the mapping, it
returns the response back to the device. The device requests again for
a translation and continues.”h]”hŒíDevice requests the virtual address to be mapped via Page Request
Interface (PRI). Once the OS has successfully completed the mapping, it
returns the response back to the device. The device requests again for
a translation and continues.”…””}”(hj]  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Mhjœ  hžhubhÛ)”}”(hŒæIOMMU works with the OS in managing consistency of page-tables with the
device. When removing pages, it interacts with the device to remove any
device TLB entry that might have been cached before removing the mappings from
the OS.”h]”hŒæIOMMU works with the OS in managing consistency of page-tables with the
device. When removing pages, it interacts with the device to remove any
device TLB entry that might have been cached before removing the mappings from
the OS.”…””}”(hjk  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Mhjœ  hžhubeh}”(h]”Œfaq”ah ]”h"]”Œfaq”ah$]”h&]”uh1h´hh¶hžhhŸh³h K¨ubhµ)”}”(hhh]”(hº)”}”(hŒ
References”h]”hŒ
References”…””}”(hj„  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1h¹hj  hžhhŸh³h MubhÛ)”}”(hŒtVT-D:
https://01.org/blogs/ashokraj/2018/recent-enhancements-intel-virtualization-technology-directed-i/o-intel-vt-d”h]”(hŒVT-D:
”…””}”(hj’  hžhhŸNh NubhŒ	reference”“”)”}”(hŒnhttps://01.org/blogs/ashokraj/2018/recent-enhancements-intel-virtualization-technology-directed-i/o-intel-vt-d”h]”hŒnhttps://01.org/blogs/ashokraj/2018/recent-enhancements-intel-virtualization-technology-directed-i/o-intel-vt-d”…””}”(hjœ  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”Œrefuri”jž  uh1jš  hj’  ubeh}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Mhj  hžhubhÛ)”}”(hŒ]SIOV:
https://01.org/blogs/2019/assignable-interfaces-intel-scalable-i/o-virtualization-linux”h]”(hŒSIOV:
”…””}”(hj±  hžhhŸNh Nubj›  )”}”(hŒWhttps://01.org/blogs/2019/assignable-interfaces-intel-scalable-i/o-virtualization-linux”h]”hŒWhttps://01.org/blogs/2019/assignable-interfaces-intel-scalable-i/o-virtualization-linux”…””}”(hj¹  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”Œrefuri”j»  uh1jš  hj±  ubeh}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Mhj  hžhubhÛ)”}”(hŒENQCMD in ISE:
https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf”h]”(hŒENQCMD in ISE:
”…””}”(hjÎ  hžhhŸNh Nubj›  )”}”(hŒ~https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf”h]”hŒ~https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf”…””}”(hjÖ  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”Œrefuri”jØ  uh1jš  hjÎ  ubeh}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Mhj  hžhubhÛ)”}”(hŒiDSA spec:
https://software.intel.com/sites/default/files/341204-intel-data-streaming-accelerator-spec.pdf”h]”(hŒ
DSA spec:
”…””}”(hjë  hžhhŸNh Nubj›  )”}”(hŒ_https://software.intel.com/sites/default/files/341204-intel-data-streaming-accelerator-spec.pdf”h]”hŒ_https://software.intel.com/sites/default/files/341204-intel-data-streaming-accelerator-spec.pdf”…””}”(hjó  hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”Œrefuri”jõ  uh1jš  hjë  ubeh}”(h]”h ]”h"]”h$]”h&]”uh1hÚhŸh³h Mhj  hžhubeh}”(h]”Œ
references”ah ]”h"]”Œ
references”ah$]”h&]”uh1h´hh¶hžhhŸh³h Mubeh}”(h]”Œ)shared-virtual-addressing-sva-with-enqcmd”ah ]”h"]”Œ+shared virtual addressing (sva) with enqcmd”ah$]”h&]”uh1h´hhhžhhŸh³h Kubeh}”(h]”h ]”h"]”h$]”h&]”Œsource”h³uh1hŒcurrent_source”NŒcurrent_line”NŒsettings”Œdocutils.frontend”ŒValues”“”)”}”(h¹NŒ	generator”NŒ	datestamp”NŒsource_link”NŒ
source_url”NŒtoc_backlinks”Œentry”Œfootnote_backlinks”KŒsectnum_xform”KŒstrip_comments”NŒstrip_elements_with_classes”NŒstrip_classes”NŒreport_level”KŒ
halt_level”KŒexit_status_level”KŒdebug”NŒwarning_stream”NŒ	traceback”ˆŒinput_encoding”Œ	utf-8-sig”Œinput_encoding_error_handler”Œstrict”Œoutput_encoding”Œutf-8”Œoutput_encoding_error_handler”j;  Œerror_encoding”Œutf-8”Œerror_encoding_error_handler”Œbackslashreplace”Œlanguage_code”Œen”Œrecord_dependencies”NŒconfig”NŒ	id_prefix”hŒauto_id_prefix”Œid”Œdump_settings”NŒdump_internals”NŒdump_transforms”NŒdump_pseudo_xml”NŒexpose_internals”NŒstrict_visitor”NŒ_disable_config”NŒ_source”h³Œ_destination”NŒ_config_files”]”Œ7/var/lib/git/docbuild/linux/Documentation/docutils.conf”aŒfile_insertion_enabled”ˆŒraw_enabled”KŒline_length_limit”M'Œpep_references”NŒpep_base_url”Œhttps://peps.python.org/”Œpep_file_url_template”Œpep-%04d”Œrfc_references”NŒrfc_base_url”Œ&https://datatracker.ietf.org/doc/html/”Œ	tab_width”KŒtrim_footnote_reference_space”‰Œsyntax_highlight”Œlong”Œsmart_quotes”ˆŒsmartquotes_locales”]”Œcharacter_level_inline_markup”‰Œdoctitle_xform”‰Œdocinfo_xform”KŒsectsubtitle_xform”‰Œimage_loading”Œlink”Œembed_stylesheet”‰Œcloak_email_addresses”ˆŒsection_self_link”‰Œenv”NubŒreporter”NŒindirect_targets”]”Œsubstitution_defs”}”Œsubstitution_names”}”Œrefnames”}”Œrefids”}”Œnameids”}”(j  j  j  j  j@  j=  jƒ  j€  j  j  j:  j7  jÃ  jÀ  j™  j–  j~  j{  j  j
  uŒ	nametypes”}”(j  ‰j  ‰j@  ‰jƒ  ‰j  ‰j:  ‰jÃ  ‰j™  ‰j~  ‰j  ‰uh}”(j  h¶j  hÉj=  j  j€  jC  j  j†  j7  j  jÀ  j=  j–  jÆ  j{  jœ  j
  j  uŒfootnote_refs”}”Œcitation_refs”}”Œautofootnotes”]”Œautofootnote_refs”]”Œsymbol_footnotes”]”Œsymbol_footnote_refs”]”Œ	footnotes”]”Œ	citations”]”Œautofootnote_start”KŒsymbol_footnote_start”K Œ
id_counter”Œcollections”ŒCounter”“”}”…”R”Œparse_messages”]”Œtransform_messages”]”Œtransformer”NŒinclude_log”]”Œ
decoration”Nhžhub.