Vsphinx.addnodesdocument)}( rawsourcechildren]( translations LanguagesNode)}(hhh](h pending_xref)}(hhh]docutils.nodesTextChinese (Simplified)}parenthsba attributes}(ids]classes]names]dupnames]backrefs] refdomainstdreftypedoc reftarget#/translations/zh_CN/arch/arm/memorymodnameN classnameN refexplicitutagnamehhh ubh)}(hhh]hChinese (Traditional)}hh2sbah}(h]h ]h"]h$]h&] refdomainh)reftypeh+ reftarget#/translations/zh_TW/arch/arm/memorymodnameN classnameN refexplicituh1hhh ubh)}(hhh]hItalian}hhFsbah}(h]h ]h"]h$]h&] refdomainh)reftypeh+ reftarget#/translations/it_IT/arch/arm/memorymodnameN classnameN refexplicituh1hhh ubh)}(hhh]hJapanese}hhZsbah}(h]h ]h"]h$]h&] refdomainh)reftypeh+ reftarget#/translations/ja_JP/arch/arm/memorymodnameN classnameN refexplicituh1hhh ubh)}(hhh]hKorean}hhnsbah}(h]h ]h"]h$]h&] refdomainh)reftypeh+ reftarget#/translations/ko_KR/arch/arm/memorymodnameN classnameN refexplicituh1hhh ubh)}(hhh]hSpanish}hhsbah}(h]h ]h"]h$]h&] refdomainh)reftypeh+ reftarget#/translations/sp_SP/arch/arm/memorymodnameN classnameN refexplicituh1hhh ubeh}(h]h ]h"]h$]h&]current_languageEnglishuh1h hh _documenthsourceNlineNubhsection)}(hhh](htitle)}(h!Kernel Memory Layout on ARM Linuxh]h!Kernel Memory Layout on ARM Linux}(hhhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhhh=/var/lib/git/docbuild/linux/Documentation/arch/arm/memory.rsthKubh block_quote)}(hERussell King November 17, 2005 (2.6.15) h](h paragraph)}(h#Russell King h](hRussell King <}(hhhhhNhNubh reference)}(hrmk@arm.linux.org.ukh]hrmk@arm.linux.org.uk}(hhhhhNhNubah}(h]h ]h"]h$]h&]refurimailto:rmk@arm.linux.org.ukuh1hhhubh>}(hhhhhNhNubeh}(h]h ]h"]h$]h&]uh1hhhhKhhubh)}(hNovember 17, 2005 (2.6.15) h]h)}(hNovember 17, 2005 (2.6.15)h]hNovember 17, 2005 (2.6.15)}(hhhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhhubah}(h]h ]h"]h$]h&]uh1hhhhKhhubeh}(h]h ]h"]h$]h&]uh1hhhhKhhhhubh)}(hThis document describes the virtual memory layout which the Linux kernel uses for ARM processors. It indicates which regions are free for platforms to use, and which are used by generic code.h]hThis document describes the virtual memory layout which the Linux kernel uses for ARM processors. It indicates which regions are free for platforms to use, and which are used by generic code.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK hhhhubh)}(hThe ARM CPU is capable of addressing a maximum of 4GB virtual memory space, and this must be shared between user space processes, the kernel, and hardware devices.h]hThe ARM CPU is capable of addressing a maximum of 4GB virtual memory space, and this must be shared between user space processes, the kernel, and hardware devices.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK hhhhubh)}(hAs the ARM architecture matures, it becomes necessary to reserve certain regions of VM space for use for new facilities; therefore this document may reserve more VM space over time.h]hAs the ARM architecture matures, it becomes necessary to reserve certain regions of VM space for use for new facilities; therefore this document may reserve more VM space over time.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhhhhubhtable)}(hhh]htgroup)}(hhh](hcolspec)}(hhh]h}(h]h ]h"]h$]h&]colwidthKuh1j5hj2ubj6)}(hhh]h}(h]h ]h"]h$]h&]colwidthKuh1j5hj2ubj6)}(hhh]h}(h]h ]h"]h$]h&]colwidthK/uh1j5hj2ubhthead)}(hhh]hrow)}(hhh](hentry)}(hhh]h)}(hStarth]hStart}(hjdhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjaubah}(h]h ]h"]h$]h&]uh1j_hj\ubj`)}(hhh]h)}(hEndh]hEnd}(hj{hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjxubah}(h]h ]h"]h$]h&]uh1j_hj\ubj`)}(hhh]h)}(hUseh]hUse}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j_hj\ubeh}(h]h ]h"]h$]h&]uh1jZhjWubah}(h]h ]h"]h$]h&]uh1jUhj2ubhtbody)}(hhh](j[)}(hhh](j`)}(hhh]h)}(hffff8000h]hffff8000}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(hffffffffh]hffffffff}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(hgcopy_user_page / clear_user_page use. For SA11xx and Xscale, this is used to setup a minicache mapping.h]hgcopy_user_page / clear_user_page use. For SA11xx and Xscale, this is used to setup a minicache mapping.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j_hjubeh}(h]h ]h"]h$]h&]uh1jZhjubj[)}(hhh](j`)}(hhh]h)}(hffff4000h]hffff4000}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(hffffffffh]hffffffff}(hj"hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(h'cache aliasing on ARMv6 and later CPUs.h]h'cache aliasing on ARMv6 and later CPUs.}(hj9hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhj6ubah}(h]h ]h"]h$]h&]uh1j_hjubeh}(h]h ]h"]h$]h&]uh1jZhjubj[)}(hhh](j`)}(hhh]h)}(hffff1000h]hffff1000}(hjYhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjVubah}(h]h ]h"]h$]h&]uh1j_hjSubj`)}(hhh]h)}(hffff7fffh]hffff7fff}(hjphhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjmubah}(h]h ]h"]h$]h&]uh1j_hjSubj`)}(hhh]h)}(h4Reserved. Platforms must not use this address range.h]h4Reserved. Platforms must not use this address range.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKhjubah}(h]h ]h"]h$]h&]uh1j_hjSubeh}(h]h ]h"]h$]h&]uh1jZhjubj[)}(hhh](j`)}(hhh]h)}(hffff0000h]hffff0000}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK!hjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(hffff0fffh]hffff0fff}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK!hjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(hpCPU vector page. The CPU vectors are mapped here if the CPU supports vector relocation (control register V bit.)h]hpCPU vector page. The CPU vectors are mapped here if the CPU supports vector relocation (control register V bit.)}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK!hjubah}(h]h ]h"]h$]h&]uh1j_hjubeh}(h]h ]h"]h$]h&]uh1jZhjubj[)}(hhh](j`)}(hhh]h)}(hfffe0000h]hfffe0000}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK&hjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(hfffeffffh]hfffeffff}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK&hj ubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(hrXScale cache flush area. This is used in proc-xscale.S to flush the whole data cache. (XScale does not have TCM.)h]hrXScale cache flush area. This is used in proc-xscale.S to flush the whole data cache. (XScale does not have TCM.)}(hj#hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK&hj ubah}(h]h ]h"]h$]h&]uh1j_hjubeh}(h]h ]h"]h$]h&]uh1jZhjubj[)}(hhh](j`)}(hhh]h)}(hfffe8000h]hfffe8000}(hjChhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK*hj@ubah}(h]h ]h"]h$]h&]uh1j_hj=ubj`)}(hhh]h)}(hfffeffffh]hfffeffff}(hjZhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK*hjWubah}(h]h ]h"]h$]h&]uh1j_hj=ubj`)}(hhh]h)}(hADTCM mapping area for platforms with DTCM mounted inside the CPU.h]hADTCM mapping area for platforms with DTCM mounted inside the CPU.}(hjqhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK*hjnubah}(h]h ]h"]h$]h&]uh1j_hj=ubeh}(h]h ]h"]h$]h&]uh1jZhjubj[)}(hhh](j`)}(hhh]h)}(hfffe0000h]hfffe0000}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK-hjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(hfffe7fffh]hfffe7fff}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK-hjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(hAITCM mapping area for platforms with ITCM mounted inside the CPU.h]hAITCM mapping area for platforms with ITCM mounted inside the CPU.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK-hjubah}(h]h ]h"]h$]h&]uh1j_hjubeh}(h]h ]h"]h$]h&]uh1jZhjubj[)}(hhh](j`)}(hhh]h)}(hffc80000h]hffc80000}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK0hjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(hffefffffh]hffefffff}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK0hjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(hQFixmap mapping region. Addresses provided by fix_to_virt() will be located here.h]hQFixmap mapping region. Addresses provided by fix_to_virt() will be located here.}(hj hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK0hj ubah}(h]h ]h"]h$]h&]uh1j_hjubeh}(h]h ]h"]h$]h&]uh1jZhjubj[)}(hhh](j`)}(hhh]h)}(hffc00000h]hffc00000}(hj-hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK3hj*ubah}(h]h ]h"]h$]h&]uh1j_hj'ubj`)}(hhh]h)}(hffc7ffffh]hffc7ffff}(hjDhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK3hjAubah}(h]h ]h"]h$]h&]uh1j_hj'ubj`)}(hhh]h)}(h Guard regionh]h Guard region}(hj[hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK3hjXubah}(h]h ]h"]h$]h&]uh1j_hj'ubeh}(h]h ]h"]h$]h&]uh1jZhjubj[)}(hhh](j`)}(hhh]h)}(hff800000h]hff800000}(hj{hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK5hjxubah}(h]h ]h"]h$]h&]uh1j_hjuubj`)}(hhh]h)}(hffbfffffh]hffbfffff}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK5hjubah}(h]h ]h"]h$]h&]uh1j_hjuubj`)}(hhh]h)}(hCPermanent, fixed read-only mapping of the firmware provided DT blobh]hCPermanent, fixed read-only mapping of the firmware provided DT blob}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK5hjubah}(h]h ]h"]h$]h&]uh1j_hjuubeh}(h]h ]h"]h$]h&]uh1jZhjubj[)}(hhh](j`)}(hhh]h)}(hfee00000h]hfee00000}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK8hjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(hfeffffffh]hfeffffff}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK8hjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(hLMapping of PCI I/O space. This is a static mapping within the vmalloc space.h]hLMapping of PCI I/O space. This is a static mapping within the vmalloc space.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK8hjubah}(h]h ]h"]h$]h&]uh1j_hjubeh}(h]h ]h"]h$]h&]uh1jZhjubj[)}(hhh](j`)}(hhh]h)}(h VMALLOC_STARTh]h VMALLOC_START}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK;hjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(h VMALLOC_END-1h]h VMALLOC_END-1}(hj.hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK;hj+ubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(hX$vmalloc() / ioremap() space. Memory returned by vmalloc/ioremap will be dynamically placed in this region. Machine specific static mappings are also located here through iotable_init(). VMALLOC_START is based upon the value of the high_memory variable, and VMALLOC_END is equal to 0xff800000.h]hX$vmalloc() / ioremap() space. Memory returned by vmalloc/ioremap will be dynamically placed in this region. Machine specific static mappings are also located here through iotable_init(). VMALLOC_START is based upon the value of the high_memory variable, and VMALLOC_END is equal to 0xff800000.}(hjEhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK;hjBubah}(h]h ]h"]h$]h&]uh1j_hjubeh}(h]h ]h"]h$]h&]uh1jZhjubj[)}(hhh](j`)}(hhh]h)}(h PAGE_OFFSETh]h PAGE_OFFSET}(hjehhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKDhjbubah}(h]h ]h"]h$]h&]uh1j_hj_ubj`)}(hhh]h)}(h high_memory-1h]h high_memory-1}(hj|hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKDhjyubah}(h]h ]h"]h$]h&]uh1j_hj_ubj`)}(hhh]h)}(hxKernel direct-mapped RAM region. This maps the platforms RAM, and typically maps all platform RAM in a 1:1 relationship.h]hxKernel direct-mapped RAM region. This maps the platforms RAM, and typically maps all platform RAM in a 1:1 relationship.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKDhjubah}(h]h ]h"]h$]h&]uh1j_hj_ubeh}(h]h ]h"]h$]h&]uh1jZhjubj[)}(hhh](j`)}(hhh]h)}(h PKMAP_BASEh]h PKMAP_BASE}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKHhjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(h PAGE_OFFSET-1h]h PAGE_OFFSET-1}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKHhjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(hMPermanent kernel mappings One way of mapping HIGHMEM pages into kernel space.h]hMPermanent kernel mappings One way of mapping HIGHMEM pages into kernel space.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKHhjubah}(h]h ]h"]h$]h&]uh1j_hjubeh}(h]h ]h"]h$]h&]uh1jZhjubj[)}(hhh](j`)}(hhh]h)}(h MODULES_VADDRh]h MODULES_VADDR}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKLhjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(h MODULES_END-1h]h MODULES_END-1}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKLhjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(h^Kernel module space Kernel modules inserted via insmod are placed here using dynamic mappings.h]h^Kernel module space Kernel modules inserted via insmod are placed here using dynamic mappings.}(hj/hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKLhj,ubah}(h]h ]h"]h$]h&]uh1j_hjubeh}(h]h ]h"]h$]h&]uh1jZhjubj[)}(hhh](j`)}(hhh]h)}(h TASK_SIZEh]h TASK_SIZE}(hjOhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKPhjLubah}(h]h ]h"]h$]h&]uh1j_hjIubj`)}(hhh]h)}(hMODULES_VADDR-1h]hMODULES_VADDR-1}(hjfhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKPhjcubah}(h]h ]h"]h$]h&]uh1j_hjIubj`)}(hhh]h)}(hKASAn shadow memory when KASan is in use. The range from MODULES_VADDR to the top of the memory is shadowed here with 1 bit per byte of memory.h]hKASAn shadow memory when KASan is in use. The range from MODULES_VADDR to the top of the memory is shadowed here with 1 bit per byte of memory.}(hj}hhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKPhjzubah}(h]h ]h"]h$]h&]uh1j_hjIubeh}(h]h ]h"]h$]h&]uh1jZhjubj[)}(hhh](j`)}(hhh]h)}(h00001000h]h00001000}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKUhjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(h TASK_SIZE-1h]h TASK_SIZE-1}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKUhjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(hSUser space mappings Per-thread mappings are placed here via the mmap() system call.h]hSUser space mappings Per-thread mappings are placed here via the mmap() system call.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKUhjubah}(h]h ]h"]h$]h&]uh1j_hjubeh}(h]h ]h"]h$]h&]uh1jZhjubj[)}(hhh](j`)}(hhh]h)}(h00000000h]h00000000}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKYhjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(h00000fffh]h00000fff}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKYhjubah}(h]h ]h"]h$]h&]uh1j_hjubj`)}(hhh]h)}(hCPU vector page / null pointer trap CPUs which do not support vector remapping place their vector page here. NULL pointer dereferences by both the kernel and user space are also caught via this mapping.h]hCPU vector page / null pointer trap CPUs which do not support vector remapping place their vector page here. NULL pointer dereferences by both the kernel and user space are also caught via this mapping.}(hjhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKYhjubah}(h]h ]h"]h$]h&]uh1j_hjubeh}(h]h ]h"]h$]h&]uh1jZhjubeh}(h]h ]h"]h$]h&]uh1jhj2ubeh}(h]h ]h"]h$]h&]colsKuh1j0hj-ubah}(h]h ]h"]h$]h&]uh1j+hhhhhhhNubh)}(hPlease note that mappings which collide with the above areas may result in a non-bootable kernel, or may cause the kernel to (eventually) panic at run time.h]hPlease note that mappings which collide with the above areas may result in a non-bootable kernel, or may cause the kernel to (eventually) panic at run time.}(hjFhhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhK`hhhhubh)}(hX Since future CPUs may impact the kernel mapping layout, user programs must not access any memory which is not mapped inside their 0x0001000 to TASK_SIZE address range. If they wish to access these areas, they must set up their own mappings using open() and mmap().h]hX Since future CPUs may impact the kernel mapping layout, user programs must not access any memory which is not mapped inside their 0x0001000 to TASK_SIZE address range. If they wish to access these areas, they must set up their own mappings using open() and mmap().}(hjThhhNhNubah}(h]h ]h"]h$]h&]uh1hhhhKdhhhhubeh}(h]!kernel-memory-layout-on-arm-linuxah ]h"]!kernel memory layout on arm linuxah$]h&]uh1hhhhhhhhKubeh}(h]h ]h"]h$]h&]sourcehuh1hcurrent_sourceN current_lineNsettingsdocutils.frontendValues)}(hN generatorN datestampN source_linkN source_urlN toc_backlinksj_footnote_backlinksK sectnum_xformKstrip_commentsNstrip_elements_with_classesN strip_classesN report_levelK halt_levelKexit_status_levelKdebugNwarning_streamN tracebackinput_encoding utf-8-siginput_encoding_error_handlerstrictoutput_encodingutf-8output_encoding_error_handlerjerror_encodingutf-8error_encoding_error_handlerbackslashreplace language_codeenrecord_dependenciesNconfigN id_prefixhauto_id_prefixid dump_settingsNdump_internalsNdump_transformsNdump_pseudo_xmlNexpose_internalsNstrict_visitorN_disable_configN_sourceh _destinationN _config_files]7/var/lib/git/docbuild/linux/Documentation/docutils.confafile_insertion_enabled raw_enabledKline_length_limitM'pep_referencesN pep_base_urlhttps://peps.python.org/pep_file_url_templatepep-%04drfc_referencesN rfc_base_url&https://datatracker.ietf.org/doc/html/ tab_widthKtrim_footnote_reference_spacesyntax_highlightlong smart_quotessmartquotes_locales]character_level_inline_markupdoctitle_xform docinfo_xformKsectsubtitle_xform image_loadinglinkembed_stylesheetcloak_email_addressessection_self_linkenvNubreporterNindirect_targets]substitution_defs}substitution_names}refnames}refids}nameids}jgjds nametypes}jgsh}jdhs footnote_refs} citation_refs} autofootnotes]autofootnote_refs]symbol_footnotes]symbol_footnote_refs] footnotes] citations]autofootnote_startKsymbol_footnote_startK id_counter collectionsCounter}Rparse_messages]transform_messages] transformerN include_log] decorationNhhub.