€•c!Œsphinx.addnodes”Œdocument”“”)”}”(Œ rawsource”Œ”Œchildren”]”(Œ translations”Œ LanguagesNode”“”)”}”(hhh]”(hŒ pending_xref”“”)”}”(hhh]”Œdocutils.nodes”ŒText”“”ŒChinese (Simplified)”…””}”Œparent”hsbaŒ attributes”}”(Œids”]”Œclasses”]”Œnames”]”Œdupnames”]”Œbackrefs”]”Œ refdomain”Œstd”Œreftype”Œdoc”Œ reftarget”Œ:/translations/zh_CN/admin-guide/perf/starfive_starlink_pmu”Œmodname”NŒ classname”NŒ refexplicit”ˆuŒtagname”hhh ubh)”}”(hhh]”hŒChinese (Traditional)”…””}”hh2sbah}”(h]”h ]”h"]”h$]”h&]”Œ refdomain”h)Œreftype”h+Œ reftarget”Œ:/translations/zh_TW/admin-guide/perf/starfive_starlink_pmu”Œmodname”NŒ classname”NŒ refexplicit”ˆuh1hhh ubh)”}”(hhh]”hŒItalian”…””}”hhFsbah}”(h]”h ]”h"]”h$]”h&]”Œ refdomain”h)Œreftype”h+Œ reftarget”Œ:/translations/it_IT/admin-guide/perf/starfive_starlink_pmu”Œmodname”NŒ classname”NŒ refexplicit”ˆuh1hhh ubh)”}”(hhh]”hŒJapanese”…””}”hhZsbah}”(h]”h ]”h"]”h$]”h&]”Œ refdomain”h)Œreftype”h+Œ reftarget”Œ:/translations/ja_JP/admin-guide/perf/starfive_starlink_pmu”Œmodname”NŒ classname”NŒ refexplicit”ˆuh1hhh ubh)”}”(hhh]”hŒKorean”…””}”hhnsbah}”(h]”h ]”h"]”h$]”h&]”Œ refdomain”h)Œreftype”h+Œ reftarget”Œ:/translations/ko_KR/admin-guide/perf/starfive_starlink_pmu”Œmodname”NŒ classname”NŒ refexplicit”ˆuh1hhh ubh)”}”(hhh]”hŒSpanish”…””}”hh‚sbah}”(h]”h ]”h"]”h$]”h&]”Œ refdomain”h)Œreftype”h+Œ reftarget”Œ:/translations/sp_SP/admin-guide/perf/starfive_starlink_pmu”Œmodname”NŒ classname”NŒ refexplicit”ˆuh1hhh ubeh}”(h]”h ]”h"]”h$]”h&]”Œcurrent_language”ŒEnglish”uh1h hhŒ _document”hŒsource”NŒline”NubhŒsection”“”)”}”(hhh]”(hŒtitle”“”)”}”(hŒ0StarFive StarLink Performance Monitor Unit (PMU)”h]”hŒ0StarFive StarLink Performance Monitor Unit (PMU)”…””}”(hh¨hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1h¦hh£hžhhŸŒT/var/lib/git/docbuild/linux/Documentation/admin-guide/perf/starfive_starlink_pmu.rst”h KubhŒ paragraph”“”)”}”(hŒ©StarFive StarLink Performance Monitor Unit (PMU) exists within the StarLink Coherent Network on Chip (CNoC) that connects multiple CPU clusters with an L3 memory system.”h]”hŒ©StarFive StarLink Performance Monitor Unit (PMU) exists within the StarLink Coherent Network on Chip (CNoC) that connects multiple CPU clusters with an L3 memory system.”…””}”(hh¹hžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1h·hŸh¶h Khh£hžhubh¸)”}”(hŒéThe uncore PMU supports overflow interrupt, up to 16 programmable 64bit event counters, and an independent 64bit cycle counter. The PMU can only be accessed via Memory Mapped I/O and are common to the cores connected to the same PMU.”h]”hŒéThe uncore PMU supports overflow interrupt, up to 16 programmable 64bit event counters, and an independent 64bit cycle counter. The PMU can only be accessed via Memory Mapped I/O and are common to the cores connected to the same PMU.”…””}”(hhÇhžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1h·hŸh¶h K hh£hžhubh¸)”}”(hŒGDriver exposes supported PMU events in sysfs "events" directory under::”h]”hŒJDriver exposes supported PMU events in sysfs “events†directory under:”…””}”(hhÕhžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1h·hŸh¶h Khh£hžhubhŒ literal_block”“”)”}”(hŒ;/sys/bus/event_source/devices/starfive_starlink_pmu/events/”h]”hŒ;/sys/bus/event_source/devices/starfive_starlink_pmu/events/”…””}”hhåsbah}”(h]”h ]”h"]”h$]”h&]”Œ xml:space”Œpreserve”uh1hãhŸh¶h Khh£hžhubh¸)”}”(hŒQDriver exposes cpu used to handle PMU events in sysfs "cpumask" directory under::”h]”hŒTDriver exposes cpu used to handle PMU events in sysfs “cpumask†directory under:”…””}”(hhõhžhhŸNh Nubah}”(h]”h ]”h"]”h$]”h&]”uh1h·hŸh¶h Khh£hžhubhä)”}”(hŒ