aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorAlison Wang <alison.wang@nxp.com>2018-04-24 10:42:32 +0800
committerGreg Kroah-Hartman <gregkh@linuxfoundation.org>2018-08-24 13:08:59 +0200
commit0a43cd3ea76ad9b438089c7c9fab4ea98a94ef39 (patch)
tree4de5e7b2c548d7ab3e93d612b63d6548017bee38
parent997a6b6b3017a914b0707676119848c1af69921d (diff)
downloadlinux-0a43cd3ea76ad9b438089c7c9fab4ea98a94ef39.tar.gz
drm: mali-dp: Enable Global SE interrupts mask for DP500
[ Upstream commit 89610dc2c235e7b02bb9fba0ce247e12d4dde7cd ] In the situation that DE and SE aren’t shared the same interrupt number, the Global SE interrupts mask bit MASK_IRQ_EN in MASKIRQ must be set, or else other mask bits will not work and no SE interrupt will occur. This patch enables MASK_IRQ_EN for SE to fix this problem. Signed-off-by: Alison Wang <alison.wang@nxp.com> Acked-by: Liviu Dudau <liviu.dudau@arm.com> Signed-off-by: Liviu Dudau <liviu.dudau@arm.com> Signed-off-by: Sasha Levin <alexander.levin@microsoft.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
-rw-r--r--drivers/gpu/drm/arm/malidp_hw.c3
1 files changed, 2 insertions, 1 deletions
diff --git a/drivers/gpu/drm/arm/malidp_hw.c b/drivers/gpu/drm/arm/malidp_hw.c
index 17bca99e8ac82..7e2c341dfe5f5 100644
--- a/drivers/gpu/drm/arm/malidp_hw.c
+++ b/drivers/gpu/drm/arm/malidp_hw.c
@@ -634,7 +634,8 @@ const struct malidp_hw_device malidp_device[MALIDP_MAX_DEVICES] = {
.vsync_irq = MALIDP500_DE_IRQ_VSYNC,
},
.se_irq_map = {
- .irq_mask = MALIDP500_SE_IRQ_CONF_MODE,
+ .irq_mask = MALIDP500_SE_IRQ_CONF_MODE |
+ MALIDP500_SE_IRQ_GLOBAL,
.vsync_irq = 0,
},
.dc_irq_map = {